The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Feb. 24, 2015

Filed:

Jan. 17, 2014
Applicant:

Taiwan Semiconductor Manufacturing Company, Ltd., Hsin-Chu, TW;

Inventors:

Jin-Cheng Lin, Chu Tung Zhen, TW;

Hsin Chang, Hsinchu City, TW;

Shih Ting Lin, Taipei, TW;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 21/78 (2006.01); H01L 23/498 (2006.01); H01L 25/065 (2006.01); H01L 25/00 (2006.01); H01L 21/683 (2006.01); H01L 23/14 (2006.01); H01L 21/48 (2006.01); H01L 23/31 (2006.01); H01L 21/56 (2006.01); H01L 23/00 (2006.01);
U.S. Cl.
CPC ...
H01L 21/78 (2013.01); H01L 23/49827 (2013.01); H01L 25/0652 (2013.01); H01L 25/50 (2013.01); H01L 21/6835 (2013.01); H01L 23/147 (2013.01); H01L 21/486 (2013.01); H01L 23/3128 (2013.01); H01L 21/561 (2013.01); H01L 21/568 (2013.01); H01L 24/97 (2013.01); H01L 2224/16145 (2013.01); H01L 2224/16225 (2013.01); H01L 2224/32145 (2013.01); H01L 2224/32225 (2013.01); H01L 2224/73204 (2013.01); H01L 2224/97 (2013.01); H01L 2924/15311 (2013.01); H01L 2924/157 (2013.01); H01L 2924/18161 (2013.01); H01L 25/0655 (2013.01); H01L 2225/06513 (2013.01); H01L 2225/06541 (2013.01); H01L 24/16 (2013.01); H01L 2221/68345 (2013.01); H01L 2224/13147 (2013.01); H01L 2224/13655 (2013.01); H01L 2224/81192 (2013.01); H01L 2224/81447 (2013.01); H01L 2224/81455 (2013.01); H01L 23/49816 (2013.01); H01L 2224/131 (2013.01); H01L 2224/16227 (2013.01); H01L 2224/94 (2013.01);
Abstract

A package component includes a substrate, wherein the substrate has a front surface and a back surface over the front surface. A through-via penetrates through the substrate. A conductive feature is disposed over the back surface of the substrate and electrically coupled to the through-via. A first dielectric pattern forms a ring covering edge portions of the conductive feature. An Under-Bump-Metallurgy (UBM) is disposed over and in contact with a center portion of the conductive feature. A polymer contacts a sidewall of the substrate. A second dielectric pattern is disposed over and aligned to the polymer. The first and the second dielectric patterns are formed of a same dielectric material, and are disposed at substantially a same level.


Find Patent Forward Citations

Loading…