The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
May. 26, 1998

Filed:

Feb. 20, 1996
Applicant:
Inventors:

Mike F Chang, Cupertino, CA (US);

King Owyang, Atherton, CA (US);

Fwu-Iuan Hshieh, San Jose, CA (US);

Yueh-Se Ho, Sunnyvale, CA (US);

Jowei Dun, San Jose, CA (US);

Assignee:

Siliconix Incorporated, Santa Clara, CA (US);

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
H02L / ;
U.S. Cl.
CPC ...
257778 ; 257501 ; 257502 ; 257513 ; 257675 ; 257684 ; 257705 ; 257707 ; 257713 ; 257719 ;
Abstract

An integrated circuit chip has full trench dielectric isolation of each portion of the chip. Initially the chip substrate is of conventional thickness and has semiconductor devices formed in it. After etching trenches in the substrate and filling them with dielectric material, a heat sink cap is attached to the passivation layer on the substrate front side surface. The substrate backside surface is removed (by grinding or CMP) to expose the bottom portion of the trenches. This fully isolates each portion of the die and eliminates mechanical stresses at the trench bottoms. Thereafter drain or collector electrical contacts are provided on the substrate backside surface. In a flip chip version, frontside electrical contacts extend through the frontside passivation layer to the heat sink cap. In a surface mount version, vias are etched through the substrate, with surface mount posts formed on the vias, to contact the frontside electrical contacts and provide all electrical contacts on the substrate backside surface. The wafer is then scribed into die in both versions without need for further packaging.


Find Patent Forward Citations

Loading…