The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Nov. 10, 2026

Filed:

Jan. 09, 2023
Applicant:

Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu, TW;

Inventors:

Chuei-Tang Wang, Taichung City, TW;

Tso-Jung Chang, Taoyuan City, TW;

Wen-Shiang Liao, Miaoli County, TW;

Jeng-Shien Hsieh, Kaohsiung, TW;

Chih-Peng Lin, Hsinchu County, TW;

Shih-Ping Lin, Taichung City, TW;

Chieh-Yen Chen, Taipei City, TW;

Chen-Hua Yu, Hsinchu City, TW;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H10B 80/00 (2026.01); H10W 70/60 (2026.01); H10W 70/65 (2026.01); H10W 72/00 (2026.01); H10W 74/10 (2026.01); H10W 90/00 (2026.01);
U.S. Cl.
CPC ...
H10B 80/00 (2023.02); H10W 70/611 (2026.01); H10W 70/65 (2026.01); H10W 72/851 (2026.01); H10W 74/117 (2026.01); H10W 90/724 (2026.01); H10W 90/732 (2026.01);
Abstract

A package structure and a formation method are provided. The method includes bonding a first memory-containing chip structure to a second memory-containing chip structure through dielectric-to-dielectric bonding and metal-to-metal bonding. The method also includes bonding a logic control chip structure to the second memory-containing chip structure through dielectric-to-dielectric bonding and metal-to-metal bonding. The logic control chip structure is formed using a more advanced technology node than the second memory-containing chip structure.


Find Patent Forward Citations

Quick Actions:

Wang, Chuei-Tang. (2026). Structure and formation method of package with integrated chips (U.S. Patent No. 12795950). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12795950

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…