The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Sep. 15, 2026

Filed:

Jun. 20, 2024
Applicant:

Micron Technology, Inc., Boise, ID (US);

Inventors:

Fabien Funfrock, Munich, DE;

Elena Cabrera Bernal, Munich, DE;

Suhas Shivapakash, Munich, DE;

Jens Polney, Feldkirchen, DE;

Assignee:

Micron Technology, Inc., Boise, ID (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G11C 16/04 (2006.01); G06F 1/08 (2006.01); G06F 3/06 (2006.01);
U.S. Cl.
CPC ...
G06F 1/08 (2013.01); G06F 3/0604 (2013.01); G06F 3/0659 (2013.01); G06F 3/0673 (2013.01);
Abstract

Methods, systems, and devices for clock doubling are described. A clock adjustment circuit may receive as inputs two clock signals that each have the same frequency and different phases and may generate a clock signal with a higher frequency than the two clock signal inputs. A duty cycle monitor may monitor and support correction of a shift in the relative phases of the two input clocks to maintain a consistent duty cycle of the generated higher frequency clock signal. The clock adjustment circuit may reduce the length of a clock tree that is traversed by the higher frequency clock, such as to reduce bias temperature instability degradation or other types of signal degradation.


Find Patent Forward Citations

Loading…