The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Apr. 28, 2026

Filed:

Oct. 12, 2023
Applicant:

Jcet Group Co., Ltd., Jiangsu, CN;

Inventors:

Shuo Liu, Jiangsu, CN;

Yaojian Lin, Jiangsu, CN;

Jianyong Wu, Jiangsu, CN;

Wei Yan, Jiangsu, CN;

Jing Zhao, Jiangsu, CN;

Assignee:

JCET GROUP CO., LTD., Jiangsu, CN;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H10W 74/10 (2026.01); H10W 70/69 (2026.01); H10W 72/00 (2026.01); H10W 72/90 (2026.01); H10W 74/01 (2026.01); H10W 90/00 (2026.01); H10W 72/20 (2026.01);
U.S. Cl.
CPC ...
H10W 74/121 (2026.01); H10W 70/69 (2026.01); H10W 72/071 (2026.01); H10W 72/90 (2026.01); H10W 74/01 (2026.01); H10W 74/114 (2026.01); H10W 90/701 (2026.01); H10W 72/072 (2026.01); H10W 72/244 (2026.01); H10W 72/247 (2026.01); H10W 72/252 (2026.01);
Abstract

The present application discloses a double-sided SiP packaging structure and a manufacturing method thereof, wherein the double-sided SiP packaging structure comprises a substrate, a first packaging structure arranged on the substrate, and a second packaging structure arranged below the substrate; the second packaging structure comprises a chip, a interposer and a molding material; a conductive structure array is arranged on an upper surface of the interposer; the interposer is arranged below the substrate through the conductive structure array; a space region among a lower surface of the substrate, the chip and the interposer is filled with the molding material; a conductive bonding pad array is arranged on the lower surface of the interposer; and a groove is formed in a part of region between the conductive bonding pad and an edge contour of the interposer.


Find Patent Forward Citations

Loading…