The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Nov. 04, 2025

Filed:

May. 20, 2022
Applicant:

Taiwan Semiconductor Manufacturing Co., Ltd., Hsinchu, TW;

Inventors:

Kuo-Feng Yu, Zhudong Township, TW;

Chun Hsiung Tsai, Xinpu Township, TW;

Jian-Hao Chen, Hsinchu, TW;

Hoong Shing Wong, Hsinchu, TW;

Chih-Yu Hsu, Xinfeng Township, TW;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 21/28 (2025.01); H01L 21/033 (2006.01); H01L 21/311 (2006.01); H10D 30/01 (2025.01); H10D 64/01 (2025.01); H10D 84/01 (2025.01); H10D 84/03 (2025.01); H10D 84/85 (2025.01);
U.S. Cl.
CPC ...
H01L 21/28176 (2013.01); H01L 21/0332 (2013.01); H01L 21/28185 (2013.01); H01L 21/31144 (2013.01); H10D 30/024 (2025.01); H10D 64/017 (2025.01); H10D 84/0144 (2025.01); H10D 84/0158 (2025.01); H10D 84/0167 (2025.01); H10D 84/038 (2025.01); H10D 84/853 (2025.01);
Abstract

A method includes forming a first gate dielectric and a second gate dielectric over a first semiconductor region and a second semiconductor region, respectively, depositing a lanthanum-containing layer including a first portion and a second portion overlapping the first gate dielectric and the second gate dielectric, respectively, and depositing a hard mask including a first portion and a second portion overlapping the first portion and the second portion of the lanthanum-containing layer, respectively. The hard mask is free from both of titanium and tantalum. The method further includes forming a patterned etching mask to cover the first portion of the hard mask, with the second portion of the hard mask being exposed, removing the second portion of the hard mask and the second portion of the lanthanum-containing layer, and performing an anneal to drive lanthanum in the first portion of the lanthanum-containing layer into the first gate dielectric.


Find Patent Forward Citations

Yu, Kuo-Feng. (2025). Methods for doping high-k metal gates for tuning threshold voltages (U.S. Patent No. 12463040). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12463040

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…