The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Nov. 22, 2022
Filed:
Jul. 22, 2020
Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu, TW;
Pochun Wang, Hsinchu, TW;
Ting-Wei Chiang, New Taipei, TW;
Chih-Ming Lai, Hsinchu, TW;
Hui-Zhong Zhuang, Kaohsiung, TW;
Jung-Chan Yang, Longtan Township, TW;
Ru-Gun Liu, Zhubie, TW;
Ya-Chi Chou, Hsinchu, TW;
Yi-Hsiung Lin, Zhubei, TW;
Yu-Xuan Huang, Hsinchu, TW;
Yu-Jung Chang, Hsinchu, TW;
Guo-Huei Wu, Hsinchu, TW;
Shih-Ming Chang, Hsinchu, TW;
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., Hsinchu, TW;
Abstract
An integrated circuit includes a set of active regions in a substrate, a first set of conductive structures, a shallow trench isolation (STI) region, a set of gates and a first set of vias. The set of active regions extend in a first direction and is located on a first level. The first set of conductive structures and the STI region extend in at least the first direction or a second direction, is located on the first level, and is between the set of active regions. The STI region is between the set of active regions and the first set of conductive structures. The set of gates extend in the second direction and overlap the first set of conductive structures. The first set of vias couple the first set of conductive structures to the set of gates.