Shenzhen, China

Zhiyong Chen

This inventor holds 1 USPTO granted patent and 4 published patent applications and 1 EPO patent. Top assignee: Huawei Technologies Co., Ltd.. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Zhiyong Chen. Retrieved from https://idiyas.com/inventor/zhiyong-chen-8a6ttb3r

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 1 

 

Average Co-Inventor Count = 1.0

ph-index = 1


Company Filing History:


Years Active: 2026

Loading Chart...
Loading Chart...
1 patent (USPTO):Explore Patents

Title: Zhiyong Chen and Memory Data Processing Innovation.

Introduction

Zhiyong Chen is an inventor associated with Shenzhen, China, and Huawei Technologies Co., Ltd. His patent work includes a method for writing data to memory while accounting for error distribution across memory spaces.

Latest Patents

The provided information identifies one patent associated with Chen: “Data Writing Method and Processing System.” The invention describes a processing system that obtains data intended for a first memory and uses information about error distribution in that memory to determine how data symbols should be arranged. It then divides the data into symbols, applies error-correction encoding to generate redundant symbols, and writes both the data symbols and redundant symbols into memory. This approach connects memory layout decisions with error correction during data storage.

Career Highlights

Chen’s listed patent activity comprises 1 patent. The disclosed invention focuses on data reliability and memory processing, using error-distribution information to guide symbol arrangement and encoding.

Collaborations

The provided information lists Yining Li and Chengchao Wang as Chen’s coworkers. The patent description concerns a processing system, but the supplied details do not specify the coworkers’ roles in the invention.

Conclusion

Zhiyong Chen’s identified patent presents a memory-writing approach that combines error-aware data arrangement with error-correction encoding to support reliable storage.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…