Cupertino, CA, United States of America

Yu-Cheng Wang

This inventor holds 2 USPTO granted patents. Top assignee: Atoptech, Inc.. Active years: 2014-2016.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Yu-Cheng Wang. Retrieved from https://idiyas.com/inventor/yu-cheng-wang-x0qay1sj

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 2.0

ph-index = 1

Forward Citations = 6(Granted Patents)


Company Filing History:


Years Active: 2014-2016

Loading Chart...
2 patents (USPTO):Explore Patents

Title: Innovations of Yu-Cheng Wang

Introduction

Yu-Cheng Wang is a notable inventor based in Cupertino, CA. He has made significant contributions to the field of circuit layout optimization. With a total of 2 patents, his work focuses on enhancing the efficiency of place-and-route processes in electronic design automation.

Latest Patents

Yu-Cheng Wang's latest patents include advancements in statistical optimization in place-and-route. This process involves maintaining a set of local arrival time information and local required time information associated with a circuit layout. He determines a candidate fix on a critical path in the circuit layout and statistically assesses the local slacks associated with the affected region. If the adjustments indicate a timing improvement, the candidate fix is accepted, leading to enhanced circuit performance.

Career Highlights

Yu-Cheng Wang is currently employed at Atoptech, Inc., where he continues to innovate in the field of electronic design automation. His expertise in statistical optimization has positioned him as a key player in improving circuit layout methodologies.

Collaborations

Yu-Cheng Wang collaborates with Wei-Shen Wang, contributing to the advancement of their projects and enhancing the overall innovation process within their company.

Conclusion

Yu-Cheng Wang's contributions to the field of circuit layout optimization through his patents demonstrate his commitment to innovation and excellence. His work continues to influence the electronic design automation industry significantly.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…