Tokyo, Japan

Yoshimoto Kitamura

This inventor holds 1 USPTO granted patent. Top assignee: Fujitsu Corporation. Active years: 1993.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Yoshimoto Kitamura. Retrieved from https://idiyas.com/inventor/yoshimoto-kitamura

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 100.0

Average Co-Inventor Count = 2.0

ph-index = 1

Forward Citations = 11(Granted Patents)


Company Filing History:


Years Active: 1993

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Yoshimoto Kitamura: Inventor in Computer Storage Systems

Introduction

Yoshimoto Kitamura is an inventor associated with Fujitsu Corporation in Tokyo, Japan. His recorded patent concerns a buffer storage system designed to help a processor access frequently used data efficiently.

Latest Patents

Kitamura is credited with 1 patent: “Buffer Storage System Using Parallel Buffer Storage Units and Move-Out.” The invention describes a system positioned between an instruction-executing unit and main storage. Multiple buffer units hold the same data, while a move-out buffer register sits between those units and main storage. When data must be written back, portions are transferred concurrently from the buffer units into corresponding parts of the register, then sent to main storage as a complete data set. This parallel transfer is intended to support efficient handling of frequently accessed data.

Career Highlights

Kitamura’s listed work is connected with Fujitsu Corporation and focuses on computer memory and data-transfer architecture. The patent’s approach uses parallel buffer units and coordinated transfers to move data from buffer storage to main storage.

Collaborations

Seishi Okada is identified as Kitamura’s coworker. The available information does not specify whether Okada collaborated on the patent.

Conclusion

Yoshimoto Kitamura’s recorded invention addresses efficient data movement in computer storage systems through parallel buffer units and a move-out register.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…