San Jose, CA, United States of America

William Brian Chin

This inventor holds 1 USPTO granted patent. Top assignee: Applied Materals, Inc.. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: William Brian Chin. Retrieved from https://idiyas.com/inventor/william-brian-chin

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 1.0

ph-index = 1


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: William Brian Chin and His Semiconductor Processing Invention.

Introduction

William Brian Chin is an inventor based in San Jose, California. His work includes an invention for semiconductor processing equipment that uses an electrically conductive ceramic plate to block electric fields.

Latest Patents

Chin is named on one patent, titled “Electrically Conductive Ceramic Electric Field Blocking Plate.” The invention describes an electric field blocker plate made from electrically conductive ceramic with a bulk resistivity of less than about 5 ohm*cm. It also describes a semiconductor processing system that incorporates the plate. The patent record provided does not specify when it was granted or filed.

Career Highlights

Chin is associated with Applied Materials, Inc., a company whose work includes semiconductor manufacturing equipment. His patent reflects an engineering contribution to the design of components used in semiconductor processing systems.

Collaborations

The provided information lists David Aitan Soltz and Andrew Alkakos as Chin’s coworkers. Their shared company association offers context for his professional environment, though the information does not establish that they collaborated on this patent.

Conclusion

William Brian Chin’s patent describes a conductive ceramic electric field blocker for semiconductor processing equipment, highlighting his contribution to an important area of semiconductor engineering.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…