Centereach, NY, United States of America

Weicheng Liu

This inventor holds 1 USPTO granted patent. Top assignees: Drexel University, Stony Brook University. Active years: 2019.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Weicheng Liu. Retrieved from https://idiyas.com/inventor/weicheng-liu-046uvaeb

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 100.0

Average Co-Inventor Count = 4.0

ph-index = 1

Forward Citations = 1(Granted Patents)


Company Filing History:


Years Active: 2019

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Weicheng Liu: Innovator in Clock Tree Synthesis

Introduction

Weicheng Liu is a notable inventor based in Centereach, NY (US). He has made significant contributions to the field of clock tree synthesis, particularly with his innovative approach to slew-driven methodologies. His work has implications for improving the efficiency of electronic circuits.

Latest Patents

Weicheng Liu holds a patent for a system titled "Slew-driven clock tree synthesis." This invention includes pair selection and cost metric definition that considers physical distance for efficient sink clustering. It also features slew and skew-aware merging point computation for routing, as well as slew and insertion slew-aware net splitting. This patent showcases his expertise in optimizing electronic design processes.

Career Highlights

Throughout his career, Liu has worked at prestigious institutions such as Drexel University and Stony Brook University. His experience in these academic environments has allowed him to develop and refine his innovative ideas in clock tree synthesis.

Collaborations

Weicheng Liu has collaborated with notable colleagues, including Emre Salman and Ahmet Can Sitik. These partnerships have contributed to the advancement of research in his field.

Conclusion

Weicheng Liu is a distinguished inventor whose work in slew-driven clock tree synthesis has the potential to enhance electronic design efficiency. His contributions to academia and collaboration with fellow researchers further solidify his impact in the field.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…