Cupertino, CA, United States of America

Tsu-Chien Shen

This inventor holds 1 USPTO granted patent. Top assignee: Xilinx, Inc.. Active years: 2011.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Tsu-Chien Shen. Retrieved from https://idiyas.com/inventor/tsu-chien-shen

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


Average Co-Inventor Count = 3.0

ph-index = 1

Forward Citations = 3(Granted Patents)


Company Filing History:


Years Active: 2011

Loading Chart...
1 patent (USPTO):Explore Patents

Title: The Innovations of Tsu-Chien Shen

Introduction: Tsu-Chien Shen is a notable inventor based in Cupertino, CA. He has made significant contributions to the field of programmable logic devices. His work focuses on enhancing the verification processes of configuration memory in integrated circuit devices.

Latest Patents: Tsu-Chien Shen holds a patent for "Verifying configuration memory of a programmable logic device." This patent outlines systems and methods for verifying configuration data values for programming configuration memory cells of a programmable logic device (PLD). The invention allows for the comparison of initialization and current values of configuration memory cells, ensuring accuracy during logic simulations.

Career Highlights: Tsu-Chien Shen is currently employed at Xilinx, Inc., a leading company in the field of programmable logic devices. His expertise in the area of configuration memory verification has positioned him as a valuable asset to the company.

Collaborations: Tsu-Chien Shen has worked alongside talented colleagues such as Ui Sun Han and Walter N Sze. Their collaborative efforts contribute to the advancement of technology in programmable logic devices.

Conclusion: Tsu-Chien Shen's innovative work in verifying configuration memory has made a significant impact in the field of programmable logic devices. His contributions continue to influence advancements in integrated circuit technology.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…