Ome, Japan

Tatsuya Aizawa

This inventor holds 1 USPTO granted patent. Top assignees: Hitachi Vlsi Engineering Corp., Hitachi, Ltd.. Active years: 1995.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Tatsuya Aizawa. Retrieved from https://idiyas.com/inventor/tatsuya-aizawa-ichle4on

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 7.0

ph-index = 1

Forward Citations = 10(Granted Patents)


Company Filing History:


Years Active: 1995

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Tatsuya Aizawa: Innovator in Microcomputer Technology

Introduction

Tatsuya Aizawa is a notable inventor based in Ome, Japan. He has made significant contributions to the field of microcomputer technology, particularly with his innovative designs that enhance the functionality of single-chip microcomputers.

Latest Patents

Aizawa holds a patent for a "Single-chip microcomputer having a memory including a one-bit memory." This invention features a microprocessor, a subprocessor for peripheral functions, an external port for input/output operations, and a multi-functional logic-in-memory. The design allows for the input of multiple data streams and the selection of write data based on predetermined priorities. He has 1 patent to his name.

Career Highlights

Throughout his career, Aizawa has worked with prominent companies such as Hitachi, Ltd. and Hitachi VLSI Engineering Corporation. His experience in these organizations has allowed him to develop and refine his innovative ideas in microcomputer technology.

Collaborations

Aizawa has collaborated with notable colleagues, including Shigeki Masumura and Kazuo Naito. Their combined expertise has contributed to advancements in the field.

Conclusion

Tatsuya Aizawa's work in microcomputer technology exemplifies the spirit of innovation. His contributions continue to influence the development of advanced computing systems.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…