Spring, TX, United States of America

Stephen D Burleigh

This inventor holds 1 USPTO granted patent. Top assignee: Compaq Computer Corporation, Inc.. Active years: 2000.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Stephen D Burleigh. Retrieved from https://idiyas.com/inventor/stephen-d-burleigh

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 4.0

ph-index = 1

Forward Citations = 3(Granted Patents)


Company Filing History:


Years Active: 2000

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Stephen D. Burleigh and His Patent on Bus Noise Reduction.

Introduction

Stephen D. Burleigh is an inventor associated with Spring, Texas, and Compaq Computer Corporation. His patent work addresses computer hardware design, including support for integrated and upgradeable graphics devices.

Latest Patents

The provided information lists one patent for Burleigh: “System for Reducing Noise in Bus Having Plurality of First and Second [Signals].” The invention describes an apparatus connected to a bus with signals sensitive to noise. It uses switches to connect the bus to either a first device or a second device, while a detector enables the appropriate switch according to which device is selected. The design supports both an integrated graphics device and an add-in graphics card, offering a way to accommodate cost-effective systems and later upgrades.

Career Highlights

Burleigh’s listed patent reflects work on computer architecture and signal management. By controlling which graphics device connects to noise-sensitive bus signals, the system aims to support flexible configurations while reducing potential signal interference.

Collaborations

Burleigh’s listed coworkers include Kenneth J. Haugen and Michael W. Edwards. The patent information associates his work with Compaq Computer Corporation.

Conclusion

Stephen D. Burleigh’s patent documents an approach to managing bus connections for integrated and add-in graphics devices, highlighting his contribution to adaptable computer hardware design.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…