Sunnyvale, CA, United States of America

Shrinivas Venkatraman

This inventor holds 1 USPTO granted patent. Top assignee: Qualcomm Incorporated. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Shrinivas Venkatraman. Retrieved from https://idiyas.com/inventor/shrinivas-venkatraman-r7e80abq

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 1.0


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Shrinivas Venkatraman: Patent Inventor in Power Management

Introduction

Shrinivas Venkatraman is an inventor associated with Sunnyvale, California, and Qualcomm Incorporated. His patent work addresses power management through the aggregation of latency tolerance information from multiple endpoints.

Latest Patents

Venkatraman is named on one patent, titled “Power Management Message Aggregation.” The invention describes mechanisms for aggregating latency tolerance reporting (LTR) messages from multiple endpoints. By identifying the minimum snoop latency and minimum no-snoop latency across those endpoints, the apparatus can provide this information to a processor configured to manage its power.

Career Highlights

Venkatraman’s listed patent reflects work on coordinating endpoint latency requirements to support processor power management. His record includes 1 patent.

Collaborations

His listed coworkers include Ramacharan Sundararaman and Ravikiran Kaidala Lakshman. The patent’s focus on information from multiple endpoints illustrates the collaborative technical context of the work.

Conclusion

Shrinivas Venkatraman’s patent contribution at Qualcomm Incorporated concerns aggregating endpoint latency reports to inform processor power management.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…