Fremont, CA, United States of America

Praveen Garapally

This inventor holds 7 USPTO granted patents. Top assignee: Juniper Networks, Inc.. Active years: 2011-2014.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Praveen Garapally. Retrieved from https://idiyas.com/inventor/praveen-garapally

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 71.4

Average Co-Inventor Count = 2.5

ph-index = 4

Forward Citations = 58(Granted Patents)


Company Filing History:


Years Active: 2011-2014

Loading Chart...
7 patents (USPTO):Explore Patents

Title: Praveen Garapally: Innovator in Memory Interface Technology

Introduction

Praveen Garapally is a notable inventor based in Fremont, CA, who has made significant contributions to the field of memory interface technology. With a total of 7 patents to his name, Garapally has demonstrated a strong commitment to innovation and advancement in his area of expertise.

Latest Patents

Among his latest patents is the "Flexible Pin Allocation" system. This invention includes a memory and a controller, where the controller is designed to receive input signals corresponding to a group of pads and allocate each pad to output one of the input signals based on the configuration of pins of the memory. Additionally, the controller can redirect the input signals within itself based on the allocation of the pads, ultimately outputting the input signals from the controller into the pads.

Another significant patent is the "Strobe Generation for a Memory Interface Controller." This memory controller features a circuit that generates a strobe signal for write operations to a DDR SDRAM. The circuit efficiently produces a glitch-free strobe signal for a group of data lines. In one implementation, the memory controller includes write data generation circuits that transmit data signals to the memory on a data line, controlled by write enable signals. The write strobe generation circuit generates the strobe signal and write enable signals, including a preamble window, a data transfer window, and a postamble window to signal the beginning and end of the data burst.

Career Highlights

Praveen Garapally is currently employed at Juniper Networks, Inc., where he continues to push the boundaries of technology in memory interfaces. His work has been instrumental in developing systems that enhance the efficiency and reliability of data transfer in modern computing environments.

Collaborations

Throughout his career, Garapally has collaborated with talented individuals such as Srinivas Venkataraman and Dibyendu K Sen. These collaborations have fostered an environment of innovation and creativity, leading to the development of groundbreaking technologies.

Conclusion

Praveen Garapally stands out as a prominent inventor in the field of memory interface technology. His innovative patents and contributions to Juniper Networks, Inc. reflect his dedication to advancing technology and improving data transfer systems.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…