Pittsburgh, PA, United States of America

Pratik Solanki

This inventor holds 2 USPTO granted patents. Top assignees: Timesys Corporation, Tymesys Corporation. Active years: 2007-2009.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Pratik Solanki. Retrieved from https://idiyas.com/inventor/pratik-solanki-bqabjctu

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


Average Co-Inventor Count = 3.4

ph-index = 2

Forward Citations = 24(Granted Patents)


Company Filing History:


Years Active: 2007-2009

Loading Chart...
2 patents (USPTO):Explore Patents

Title: Pratik Solanki: Innovator in Software Optimization

Introduction

Pratik Solanki is a notable inventor based in Pittsburgh, PA (US). He has made significant contributions to the field of software optimization, particularly in the context of code execution during state transitions. With a total of 2 patents, his work focuses on enhancing the efficiency and reliability of data processing systems.

Latest Patents

One of Pratik's latest patents is titled "Multiple code sets for multiple execution contexts." This invention relates to optimizing software code execution during state transitions. The system he developed handles changes in execution context using differential rule checking techniques. For instance, when a thread executing in a data processing system changes state, its new state may be subject to different rules than its previous state. To enforce these rules, the thread may be associated with software code that causes certain restrictions, such as memory restrictions, to be applied to the thread. In an interpretive environment, this can be implemented by detecting a state transition in an active thread and responding to the state transition by associating the thread with a dispatch table that reflects its state change. The dispatch table may cause the thread to be associated with code that enforces those restrictions. In one example, different dispatch tables can be provided, each table reflecting a different state of a thread, and each causing a thread to be subject to different restrictions. In another example, the same dispatch table can be rewritten to accommodate the changed state of the thread.

Another significant patent by Pratik is focused on "Techniques for exception handling by rewriting dispatch table elements." This technique is designed for implementing a data processor to determine if an exception has been thrown. Specifically, it may be used in an interpretive environment where a table known as a bytecode (upcode) dispatch table is utilized. The dispatch table contains addresses for code that implements each bytecode. When the interpreter executes normally, these addresses point to the basic target machine code for executing each bytecode. However, when an Asynchronously Interrupted Exception (AIE) is thrown, the dispatch table is repopulated so that all byte codes point to routines that can handle the exception. These may point to a routine, such as an athrow, that has been extended to handle the special case of the AIE. Alternatively, the rewritten table can point to a routine specifically written to handle the firing of an AIE. The table contents are restored to

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…