Peter Ka-Fai Chow

This inventor holds 35 USPTO granted patents, primarily in Network Switching. Top assignee: Advanced Micro Devices Corporation. Active years: 2000-2009.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Peter Ka-Fai Chow. Retrieved from https://idiyas.com/inventor/peter-ka-fai-chow

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 35

% Patents Active = 88.6

Average Co-Inventor Count = 2.1

ph-index = 18

Forward Citations = 886(Granted Patents)

Company Filing History:

35 out of 13,168

Advanced Micro Devices Corporation

patents

Years Active: 2000-2009

Loading Chart...

Areas of Expertise:

Data Prioritization

Packet Admission Control

Packet Lookup

Network Device

Switching Mechanism

Layer 3 Switching

FIFO Buffer

Voice Packet Jitter

Multiport Switch

Network Management

Protocol Formats

Checksum Validation

35 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 7502366 - Arrangement in a network switch for prioritizing data frames based on user-defined frame attributes (2009-03-10),

2. 7295562 - Systems and methods for expediting the identification of priority information for received packets (2007-11-13),

3. 7072300 - Action tag generation within a network based on priority or differential services information (2006-07-04),

4. 7016352 - Address modification within a switching device in a packet-switched network (2006-03-21),

5. 6996124 - Mechanism to strip LARQ header and regenerate FCS to support sleep mode wake up (2006-02-07),

6. 6990114 - System and method for deciding outgoing priority for data frames (2006-01-24),

7. 6990101 - System and method for performing layer 3 switching in a network device (2006-01-24),

8. 6963571 - Systems and methods for merging packet lookup results (2005-11-08),

9. 6963565 - Apparatus and method for identifying data packet at wire rate on a network switch port (2005-11-08),

10. 6963536 - Admission control in a network device (2005-11-08),

11. 6954427 - Method and apparatus for performing priority-based admission control (2005-10-11),

12. 6944174 - Jitter reduction of voice packets in a packet-based network (2005-09-13),

13. 6925089 - Mechanism to consolidate HPNA three network states into two network states (2005-08-02),

14. 6909725 - Implementation of HPNA 2.0 network states in hardware (2005-06-21),

15. 6885666 - Apparatus and method in a network switch for synchronizing transfer of a control tag to a switch fabric with transfer of frame data to a buffer memory (2005-04-26),

Title: The Innovative Journey of Peter Ka-Fai Chow

Introduction: Peter Ka-Fai Chow is a visionary inventor based in San Jose, California, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Peter Ka-Fai Chow holds several patents in the areas of artificial intelligence, machine learning, and robotics, showcasing his commitment to pushing the boundaries of technological advancement.

Career Highlights: With a career spanning over two decades, Peter Ka-Fai Chow has worked with leading tech companies in Silicon Valley, spearheading projects that have revolutionized the industry. His innovative solutions have earned him recognition as a pioneer in the field.

Collaborations: Throughout his career, Peter Ka-Fai Chow has collaborated with top researchers, engineers, and scientists, fostering a culture of innovation and creativity. His ability to work effectively in multidisciplinary teams has led to the development of cutting-edge technologies.

Conclusion: Peter Ka-Fai Chow's relentless pursuit of innovation and his passion for creating transformative technologies continue to inspire the next generation of inventors and entrepreneurs. His impact on the tech industry is profound, and his legacy will undoubtedly shape the future of innovation for years to come.

Profile summary based on public USPTO records.

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]