For the Inventor, By the Inventor

Enter inventor name

Sunnyvale, CA, United States of America

Naresh M Patel

USPTO Granted Patents = 11

Average Co-Inventor Count = 2.6

ph-index = 8

Forward Citations = 150(Granted Patents)

Location History:

Sunnyvale, CA (US) (2011 - 2015)
San Jose, CA (US) (2002 - 2020)

Company Filing History:

Network Appliance, Inc.

Compaq Computer Corporation, Inc.

Years Active: 2002-2020

Loading Chart...

11 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 10686906 - Methods for managing multi-level flash storage and devices thereof (2020-06-16),

2. 9405695 - Cache modeling using random sampling and a timestamp histogram (2016-08-02),

3. 9146783 - Processor scheduling method and system using domains (2015-09-29),

4. 8578386 - Processor scheduling method and system using domains (2013-11-05),

5. 8255630 - Optimization of cascaded virtual cache memory (2012-08-28),

6. 8176251 - Dynamic optimization of cache memory (2012-05-08),

7. 8112585 - Method and apparatus for dynamically switching cache policies (2012-02-07),

8. 8015427 - System and method for prioritization of clock rates in a multi-core processor (2011-09-06),

9. 7430639 - Optimization of cascaded virtual cache memory (2008-09-30),

10. 7424577 - Dynamic optimization of cache memory (2008-09-09),

11. 6389017 - Resource scheduling algorithm in packet switched networks with multiple alternate links (2002-05-14),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…