logo

For the Inventor, By the Inventor

Limeira, Brazil

Murilo Opsfelder Araújo

This inventor holds 4 USPTO granted patents. Top assignee: International Business Machines Corporation. Active years: 2016-2018.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Murilo Opsfelder Araújo. Retrieved from https://idiyas.com/inventor/murilo-opsfelder-araújo

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 4

% Patents Active = 50.0

Average Co-Inventor Count = 4.0

ph-index = 2

Forward Citations = 5(Granted Patents)


Company Filing History:

goldMedal4 out of 166,425 
 
International Business Machines Corporation
 patents

Years Active: 2016-2018

Loading Chart...
4 patents (USPTO):Explore Patents
1. 10003542 - Data streaming scheduler for dual chipset architectures that includes a high performance chipset and a low performance chipset (2018-06-19),
2. 9948564 - Data streaming scheduler for dual chipset architectures that includes a high performance chipset and a low performance chipset (2018-04-17),
3. 9577945 - Data streaming scheduler for dual chipset architectures that includes a high performance chipset and a low performance chipset (2017-02-21),
4. 9419905 - Data streaming scheduler for dual chipset architectures that includes a high performance chipset and a low performance chipset (2016-08-16),

Title: Murilo Opsfelder Araújo: Innovator in Dual Chipset Architectures

Introduction

Murilo Opsfelder Araújo is a notable inventor based in Limeira, Brazil. He has made significant contributions to the field of technology, particularly in the development of dual chipset architectures. With a total of 4 patents to his name, Araújo's work focuses on enhancing data processing efficiency.

Latest Patents

One of Araújo's latest patents is a data streaming scheduler for dual chipset architectures. This innovation includes a high-performance chipset and a low-performance chipset. The dual chipset architecture comprises a high-performance processor, a low-performance processor, and a scheduler for these processors. The scheduler is designed to determine the expected data traffic flow to the chipset. It selectively enables the high and low-performance processors based on this expected data flow, ahead of the data reaching the chipset. A specified data traffic indicator is associated with the expected data traffic flow, allowing the scheduler to make informed decisions regarding processor activation.

Career Highlights

Murilo Opsfelder Araújo is currently employed at International Business Machines Corporation (IBM). His work at IBM has allowed him to collaborate with other talented professionals in the field. His innovative approach to chipset architecture has positioned him as a key player in the technology sector.

Collaborations

Some of Araújo's coworkers include Rafael Camarda Silva Folco and Breno H Leitao. Their collaborative efforts contribute to the advancement of technology and innovation within their organization.

Conclusion

Murilo Opsfelder Araújo is a distinguished inventor whose work in dual chipset architectures has made a significant impact in the technology industry. His innovative patents and collaborations reflect his commitment to advancing data processing technologies.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…