Kempton, PA, United States of America

Matthew Besz

This inventor holds 1 USPTO granted patent. Top assignee: Agere Systems Inc.. Active years: 2003.


% Patents Active = 100.0

Average Co-Inventor Count = 4.0

ph-index = 1

Forward Citations = 11(Granted Patents)


Company Filing History:


Years Active: 2003

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Innovations of Matthew Besz: A Pioneer in Adder Architecture

Introduction

Matthew Besz is an accomplished inventor based in Kempton, PA (US). He has made significant contributions to the field of digital circuit design, particularly in the development of efficient adder architectures. His innovative approach has led to advancements that enhance the performance of computational systems.

Latest Patents

Matthew Besz holds a patent for a "Prefix tree adder with efficient carry generation." This invention features an n-bit prefix tree adder that includes n prefix trees, each associated with a specific bit position. The design allows for carry signals to be computed in parallel, significantly reducing logic depth, delay, and circuit area compared to conventional architectures. This innovative adder architecture optimizes the computation of carry signals, leading to improved efficiency in digital circuits.

Career Highlights

Matthew is currently employed at Agere Systems Inc., where he continues to work on cutting-edge technologies in the field of electronics. His expertise in digital design has positioned him as a valuable asset to his team and the company.

Collaborations

Matthew has collaborated with notable colleagues, including Alexander Goldovsky and Ravi Kumar Kolagotla. These partnerships have fostered a creative environment that encourages innovation and the development of groundbreaking technologies.

Conclusion

Matthew Besz's contributions to the field of digital circuit design, particularly through his patent for an efficient prefix tree adder, exemplify his commitment to innovation. His work continues to influence advancements in computational efficiency and digital architecture.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to [email protected]
Loading…