Folsom, CA, United States of America

Maoyou Sun


Average Co-Inventor Count = 4.0

ph-index = 1

Forward Citations = 3(Granted Patents)


Company Filing History:


Years Active: 2011

Loading Chart...
1 patent (USPTO):Explore Patents

Title: The Innovative Contributions of Maoyou Sun

Introduction

Maoyou Sun is a notable inventor based in Folsom, CA (US). He has made significant contributions to the field of electronics, particularly in the development of phase-locked loop (PLL) architectures. His work is characterized by a focus on reducing clock jitter and improving frequency synthesis.

Latest Patents

Maoyou Sun holds a patent for a low spur phase-locked loop architecture. This innovative PLL design incorporates a differential Kvco gain linearization circuit with an adjustable DC offset, which effectively reduces clock jitter. The architecture ensures that the free-running oscillation frequency of the voltage-controlled oscillator (VCO) is centered near the desired frequency by utilizing programmable loads. This minimizes the required control voltage range. The PLL's differential architecture includes a charge pump that compensates for variations in Kvco and an LC tank oscillator with a differential controlled varactor. Notably, this design demonstrates the ability to control the reference spur to below -80 dBc.

Career Highlights

Maoyou Sun is currently associated with Vintomie Networks B.V., LLC, where he continues to innovate in the field of electronics. His work has garnered attention for its practical applications and technical advancements.

Collaborations

Throughout his career, Maoyou Sun has collaborated with talented individuals such as James Little and Perry Leigh Heedley. These collaborations have contributed to the development of cutting-edge technologies in his field.

Conclusion

Maoyou Sun's contributions to the field of electronics, particularly through his patented low spur phase-locked loop architecture, highlight his innovative spirit and technical expertise. His work continues to influence advancements in frequency synthesis and clock jitter reduction.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…