Hyogo, Japan

Kazuhior Sakashita

This inventor holds 1 USPTO granted patent. Top assignee: Mitsubishi Denki Kabushiki Kaisha. Active years: 1989.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Kazuhior Sakashita. Retrieved from https://idiyas.com/inventor/kazuhior-sakashita

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 3.0

ph-index = 1

Forward Citations = 16(Granted Patents)


Company Filing History:


Years Active: 1989

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Kazuhior Sakashita: Semiconductor Logic Circuit Inventor.

Introduction

Kazuhior Sakashita is an inventor associated with Hyogo, Japan, and Mitsubishi Electric Corporation. His patent work concerns semiconductor logic circuitry and the control of signal output levels.

Latest Patents

Sakashita is credited with 1 patent: “Semiconductor Logic Integrated Circuit Device Having First and Second …”. The invention describes a circuit with signal-selection and storage components. In normal operation, it processes parallel input signals and outputs them in parallel. In test mode, it can output parallel input signals serially and store a serial input signal, allowing the circuit’s output logic levels to be adjusted.

Career Highlights

Sakashita’s documented patent contribution focuses on a semiconductor logic integrated circuit designed to support both ordinary operation and testing. Its configurable signal handling offers a way to adjust output levels during testing.

Collaborations

Satoru Kishida and Toshiaki Hanibuchi are identified as Sakashita’s coworkers.

Conclusion

Kazuhior Sakashita’s recorded invention addresses flexible signal selection, storage, and output-level adjustment in semiconductor logic circuitry.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…