HSINCHU, Taiwan

Jun-ye Wu

This inventor holds 1 USPTO granted patent. Top assignee: Realtek Semiconductor Inc.. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Jun-ye Wu. Retrieved from https://idiyas.com/inventor/jun-ye-wu

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 4.0

ph-index = 1


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Jun-ye Wu and His Wired Communication Receiver Patent.

Introduction

Jun-ye Wu is an inventor based in Hsinchu, Taiwan. His work includes a patent for a wired communication receiver, and he is associated with Realtek Semiconductor Inc.

Latest Patents

Wu is named on 1 patent: “Wired Communication Receiver with DC Level Shift.” The invention describes a receiver that uses a capacitor-based DC level shift circuit to convert a signal between voltage domains. Before receiving the signal, the circuit applies common-mode voltages to the capacitor’s terminals; once the signal arrives, it stops applying those voltages. An analog-to-digital converter then generates a digital signal from the shifted signal.

Career Highlights

The patent reflects Wu’s work on wired communication receiver circuitry and signal conversion. The available information identifies Realtek Semiconductor Inc. as his company.

Collaborations

Wu’s listed coworkers include Jian-ru Lin and Yung-Tai Chen. Their names are associated with his professional context, though the supplied information does not specify their roles in the patent.

Conclusion

Jun-ye Wu’s patent addresses DC level shifting in a wired communication receiver, combining capacitor-based signal conditioning with analog-to-digital conversion.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…