Beaverton, OR, United States of America

John W Stedman

USPTO Granted Patents = 5 


Average Co-Inventor Count = 5.0

ph-index = 3

Forward Citations = 372(Granted Patents)


Company Filing History:


Years Active: 2002-2020

Loading Chart...
Loading Chart...
5 patents (USPTO):Explore Patents

Title: John W Stedman: Innovator in Circuit Design

Introduction

John W Stedman is a notable inventor based in Beaverton, OR (US). He has made significant contributions to the field of circuit design, holding a total of 5 patents. His work focuses on optimizing circuit layouts, which is crucial for the advancement of electronic devices.

Latest Patents

One of his latest patents is titled "Simultaneous Multi-Layer Fill Generation." This patent discloses techniques for optimizing the pattern density in the circuit layout design of a circuit layer. The process involves analyzing a layer in circuit design to define empty regions that can be filled with fill polygons. After defining these fill polygons, the layout design is divided into separate areas or 'windows,' where a target density for each window is determined. The required fill polygons are generated and added to the circuit layout design to meet or exceed specified density requirements. This innovative approach allows for the simultaneous optimization of multiple layers of a circuit, enhancing the efficiency of circuit design.

Career Highlights

Throughout his career, John W Stedman has worked with several prominent companies, including CollegeNET, Inc. and Mentor Graphics Corporation. His experience in these organizations has contributed to his expertise in circuit design and innovation.

Collaborations

Some of his notable coworkers include James H Wolfston and Raymond L Price. Their collaboration has likely fostered an environment of creativity and innovation in their respective projects.

Conclusion

John W Stedman is a distinguished inventor whose work in circuit design has led to significant advancements in the field. His patents reflect a deep understanding of optimizing circuit layouts, which is essential for the development of modern electronic devices.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…