For the Inventor, By the Inventor

Enter inventor name

Fort Collins, CO, United States of America

John D Corbeil, Jr

USPTO Granted Patents = 4

Average Co-Inventor Count = 3.0

ph-index = 3

Forward Citations = 20(Granted Patents)

Location History:

Ft. Collins, CO (US) (2007)
Fort Collins, CO (US) (2005 - 2008)

Company Filing History:

Lsi Logic Corporation

Lsi Corporation

Hewlett Packard Enterprise Development LP

Years Active: 2005-2024

Loading Chart...

4 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 12093626 - Selective extraction of design layout (2024-09-17),

2. 7406671 - Method for performing design rule check of integrated circuit (2008-07-29),

3. 7185298 - Method of parasitic extraction from a previously calculated capacitance solution (2007-02-27),

4. 6880142 - Method of delay calculation for variation in interconnect metal process (2005-04-12),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…