Kodaira, Japan

Joh Nakajima

This inventor holds 1 USPTO granted patent. Top assignee: Hitachi, Ltd.. Active years: 1980.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Joh Nakajima. Retrieved from https://idiyas.com/inventor/joh-nakajima

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 7.0

ph-index = 1

Forward Citations = 6(Granted Patents)


Company Filing History:


Years Active: 1980

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Joh Nakajima: Semiconductor Interconnection Inventor

Introduction

Joh Nakajima is an inventor associated with Kodaira, Japan, and Hitachi, Ltd. His work includes a patent addressing interconnections in semiconductor integrated circuits.

Latest Patents

Nakajima is credited with 1 patent: “Interconnection Structure for Semiconductor Integrated Circuits.” The invention describes a structure combining polycrystalline silicon and metal interconnections. It uses a low-resistance, impurity-rich layer in selected portions of the polycrystalline silicon, while leaving undoped regions around designated through-holes. Metal interconnections run across the silicon interconnections, and contacts between them are made through openings in an insulating film.

Career Highlights

Nakajima’s listed patent reflects work on semiconductor circuit design, particularly the arrangement and connection of different interconnection materials. The supplied information identifies Hitachi, Ltd. as his company.

Collaborations

His listed coworkers include Toshiaki Masuhara and Yoshio Sakai.

Conclusion

Joh Nakajima’s patent documents a semiconductor interconnection approach designed to connect polycrystalline silicon and metal wiring through carefully positioned contacts.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…