Chengdu, China

Jiebin Mu

This inventor holds 1 USPTO granted patent. Top assignees: Verisilicon Microelectronics (Chengdu) Co., Ltd., Verisilicon Microelectronics (Shanghai) Co., Ltd.. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Jiebin Mu. Retrieved from https://idiyas.com/inventor/jiebin-mu-v1y42ey5

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 1.0


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Jiebin Mu and Display-Processing Innovation.

Introduction

Jiebin Mu is an inventor based in Chengdu, China. His patent work includes a method for processing display data that aims to make multi-layer blending more efficient.

Latest Patents

Mu is associated with 1 patent: “Method for Processing Display Data, Electronic Device, and Display Processor Unit.” The invention obtains the pixel coordinates of a target pixel and identifies source layers containing pixels to be displayed along the corresponding display axis. It assigns those layers to separate blend cores, with each core blending its assigned layer to generate display data. By enabling multiple layers to be blended with fewer cores, the method can reduce the required number of blend cores and the area occupied by the blender.

Career Highlights

Mu has been associated with VeriSilicon Microelectronics (Chengdu) Co., Ltd. and VeriSilicon Microelectronics (Shanghai) Co., Ltd. His patent reflects work in display processing and electronic-device technology.

Collaborations

Mu’s listed coworker is Xinghong He. Their association provides context for the professional collaboration connected with his work.

Conclusion

Jiebin Mu’s patent focuses on efficient display-data processing, using fewer blend cores to combine multiple source layers and potentially reduce hardware area.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…