Hefei City, China

Jia Wang

This inventor holds 1 USPTO granted patent. Top assignee: Cxmt Corporation. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Jia Wang. Retrieved from https://idiyas.com/inventor/jia-wang-r3ygxpfb

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


Average Co-Inventor Count = 1.0


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Jia Wang and His Semiconductor Patent

Introduction

Jia Wang is an inventor based in Hefei City, China. His listed patent work concerns semiconductor structures, electronic devices, and methods for manufacturing them.

Latest Patents

The provided information lists one patent for Jia Wang: “Semiconductor Structure and Method for Manufacturing Same, Electronic Device.” The described write conversion circuit includes a first latch circuit with inputs for first data, a signal generated based on second data, an inverted compressed-write-mode identification signal, and a second identification signal. The latch selects and outputs either the first data or the second data according to the identification signals, which determine whether it operates in compressed write mode or normal write mode. Jia Wang’s listed total is 1 patent.

Career Highlights

Wang’s listed patent reflects work on data selection and write-mode control in semiconductor circuitry. The information provided identifies Cxmt Corporation as his company.

Collaborations

The patent description concerns a circuit design for semiconductor and electronic-device applications. No additional collaborators or co-inventors are identified in the provided information.

Conclusion

Jia Wang’s listed patent focuses on a latch circuit that supports compressed and normal data-write modes, highlighting his contribution to semiconductor technology.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…