Jens K Ramsey

This inventor holds 17 USPTO granted patents. Top assignees: Compaq Computer Corporation, Inc., Hewlett-Packard Development Company, L.p.. Active years: 1994-2006.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Jens K Ramsey. Retrieved from https://idiyas.com/inventor/jens-k-ramsey

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 17

% Patents Active = 94.1

Average Co-Inventor Count = 2.8

ph-index = 10

Forward Citations = 336(Granted Patents)

Location History:

Houston, TX (US) (1994 - 2000)
Cypress, TX (US) (2001 - 2006)

Company Filing History:

16 out of 2,019

Compaq Computer Corporation, Inc.

patents

1 out of 27,667

Hewlett-Packard Development Company, L.p.

patents

Years Active: 1994-2006

Loading Chart...

17 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 7120758 - Technique for improving processor performance (2006-10-10),

2. 6209067 - Computer system controller and method with processor write posting hold off on PCI master memory request (2001-03-27),

3. 6041401 - Computer system that places a cache memory into low power mode in (2000-03-21),

4. 5938739 - Memory controller including write posting queues, bus read control (1999-08-17),

5. 5895490 - Computer system cache performance on write allocation cycles by (1999-04-20),

6. 5872939 - Bus arbitration (1999-02-16),

7. 5835948 - Single bank, multiple way cache memory (1998-11-10),

8. 5822756 - Microprocessor cache memory way prediction based on the way of a (1998-10-13),

9. 5822571 - Synchronizing data between devices (1998-10-13),

10. 5813022 - Circuit for placing a cache memory into low power mode in response to (1998-09-22),

11. 5781925 - Method of preventing cache corruption during microprocessor pipelined (1998-07-14),

12. 5699550 - Computer system cache performance on write allocation cycles by (1997-12-16),

13. 5640532 - Microprocessor cache memory way prediction based on the way of previous (1997-06-17),

14. 5634073 - System having a plurality of posting queues associated with different (1997-05-27),

15. 5446863 - Cache snoop latency prevention apparatus (1995-08-29),

Title: The Innovation Journey of Jens K Ramsey

Introduction:

Jens K Ramsey is a prolific inventor based in Houston, Texas, with an impressive track record of 17 patents to his name. His innovative spirit and dedication to improving processor performance have made him a standout figure in the tech industry.

Latest Patents:

1. "Technique for Improving Processor Performance": This patent showcases Ramsey's genius in reusing data stored in a buffer during initial requests by subsequent requests, ultimately enhancing processing speed.

2. "Computer System Controller and Method with Processor Write Posting Hold Off on PCI Master Memory Request": This patent demonstrates Ramsey's expertise in maintaining memory coherency in a computer system by utilizing queues between a processor and a peripheral component interconnect (PCI) bus and a memory system.

Career Highlights:

Jens K Ramsey has made significant contributions to leading technology companies such as Compaq Computer Corporation and Hewlett-Packard Development Company, L.P. His innovative ideas and patented inventions have played a crucial role in shaping the future of processor performance and memory coherency in computer systems.

Collaborations:

Throughout his career, Ramsey has collaborated with talented individuals such as Jeffrey C Stevens and Michael J Collins. Together, they have worked on groundbreaking projects that have pushed the boundaries of technological innovation.

Conclusion:

In conclusion, Jens K Ramsey stands as a visionary inventor whose passion for enhancing processor performance has led to the creation of groundbreaking technologies. His remarkable career, filled with patents and successful collaborations, solidifies his position as a driving force in the world of tech innovation.

Profile summary based on public USPTO records.

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]