Boulder Creek, CA, United States of America

James E Payne

This inventor holds 19 USPTO granted patents and 1 published patent application, plus 1 CIPO patent, primarily in Low Power Electronics. Top assignee: Atmel Corporation. Active years: 1995-2004.

IDiyas Innovation Intelligence. (2026). Inventor Profile: James E Payne. Retrieved from https://idiyas.com/inventor/james-e-payne

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 19 

% Patents Active = 94.7


Average Co-Inventor Count = 2.9

ph-index = 10

Forward Citations = 225(Granted Patents)


Company Filing History:


Years Active: 1995-2004

Loading Chart...
Loading Chart...
Areas of Expertise:
Programmable Logic Device
Voltage Regulator
Non-Volatile Memory
Display Circuit
High Voltage Latch
Sense Amplifier
Electrostatic Discharge
Power-On Reset
Fuse Circuit
SRAM Memory
High Speed Configuration
Testing Method
19 patents (USPTO):Explore Patents

Title: James E. Payne: Innovator in Programmable Logic Devices

Introduction

James E. Payne is a notable inventor based in Boulder Creek, California, with an impressive portfolio of 19 patents. His work primarily focuses on advancements in programmable logic devices, addressing challenges such as speed, power consumption, and noise immunity.

Latest Patents

Among his latest inventions, Payne has developed a high-speed zero DC power programmable logic device (PLD) architecture. This architecture integrates multiple PLD single-bit logic cells, each constructed from CMOS logic devices. The design features a programmable cell unit, a settable latch, a signal path with an inverter, and an output logic gate, all connected to create a positive feedback loop that enhances both speed and noise immunity. Additionally, Payne has patented a power-on reset (POR) circuit that incorporates transistors and diodes to establish a temperature time delay linked to the power supply voltage. This innovative POR circuit ensures stability in trip point voltage, minimizing the impact of p-to-n skew variations.

Career Highlights

Currently, James E. Payne is associated with Atmel Corporation, where he applies his expertise in the design and development of advanced logic devices. His contributions have significantly impacted the field of digital electronics, paving the way for more efficient and powerful computing solutions.

Collaborations

During his career, Payne has collaborated with talented colleagues such as Saroj Pathak and Glen Arnold Rosendale. Together, they have pushed the boundaries of innovation in programmable logic technologies, combining their skills and insights to create groundbreaking inventions.

Conclusion

James E. Payne stands out as a prominent figure in the realm of programmable logic device innovation. With his extensive list of patents and continued dedication to advancing technology, he has made significant contributions that will influence the future of electronic design and functionality.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…