Cambridge, United Kingdom

Ireneus Johannes De Jong

This inventor holds 1 USPTO granted patent. Top assignee: Arm Limited. Active years: 2023.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Ireneus Johannes De Jong. Retrieved from https://idiyas.com/inventor/ireneus-johannes-de-jong

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 3.0

ph-index = 1


Company Filing History:


Years Active: 2023

Loading Chart...
1 patent (USPTO):Explore Patents

Title: The Innovations of Ireneus Johannes De Jong

Introduction

Ireneus Johannes De Jong is a notable inventor based in Cambridge, GB. He has made significant contributions to the field of memory technology, particularly in improving the longevity and efficiency of memory systems. His work is characterized by a focus on enhancing wear-levelling techniques in both volatile and non-volatile memories.

Latest Patents

Ireneus holds a patent for an "Apparatus and methods to prolong lifetime of memories." This invention provides innovative solutions for improved wear-levelling in memory systems. The technique involves moving static memory states within a memory to balance writes across all locations, thereby extending the lifespan of the memory.

Career Highlights

Ireneus is currently employed at Arm Limited, a leading company in semiconductor and software design. His role at Arm Limited allows him to work on cutting-edge technologies that influence the future of computing and memory systems.

Collaborations

Ireneus has collaborated with talented individuals such as Andres Amaya Garcia and Stephan Diestelhorst. These collaborations have contributed to the advancement of memory technology and have fostered a creative environment for innovation.

Conclusion

Ireneus Johannes De Jong's work exemplifies the spirit of innovation in memory technology. His contributions, particularly in wear-levelling techniques, are paving the way for more efficient and durable memory systems.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…