Shiranuhi-machi, Japan

Hiroyuki Kimura

This inventor holds 1 USPTO granted patent. Top assignee: Nec Compound Semiconductor Devices, Ltd.. Active years: 2005.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Hiroyuki Kimura. Retrieved from https://idiyas.com/inventor/hiroyuki-kimura-01ma1rrh

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 2.0

ph-index = 1


Company Filing History:


Years Active: 2005

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Hiroyuki Kimura: Innovator in Semiconductor Technology

Introduction

Hiroyuki Kimura is a notable inventor based in Shiranuhi-machi, Japan. He has made significant contributions to the field of semiconductor technology. His innovative work has led to the development of a unique semiconductor device that enhances performance and reliability.

Latest Patents

Hiroyuki Kimura holds a patent for a semiconductor device in which a semiconductor chip mounted on a printed circuit is sealed with a molded resin. This device includes a printed wiring board, a semiconductor chip mounted on the board, and a molded resin that covers the chip. Additionally, it features at least one metal wiring that extends externally beyond the molded resin. The design allows moisture to escape when the device is heated, improving its durability and functionality. He has 1 patent to his name.

Career Highlights

Hiroyuki Kimura is currently employed at NEC Compound Semiconductor Devices, Ltd. His work at this company has been pivotal in advancing semiconductor technologies. His expertise in the field has made him a valuable asset to his team and the industry.

Collaborations

Hiroyuki collaborates with Taibo Nakazawa, contributing to various projects that aim to innovate and improve semiconductor devices. Their partnership has fostered a creative environment that encourages technological advancements.

Conclusion

Hiroyuki Kimura's contributions to semiconductor technology exemplify his dedication to innovation. His patented designs and collaborative efforts continue to influence the industry positively.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…