Raleigh, NC, United States of America

George R Lynch

This inventor holds 23 USPTO granted patents, primarily in Cache Management Techniques. Top assignee: Nvidia Corporation. Active years: 2009-2019.

IDiyas Innovation Intelligence. (2026). Inventor Profile: George R Lynch. Retrieved from https://idiyas.com/inventor/george-r-lynch

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 91.3

Average Co-Inventor Count = 6.2

ph-index = 10

Forward Citations = 262(Granted Patents)


Company Filing History:


Years Active: 2009-2019

Loading Chart...
Areas of Expertise:
Data Caching
Memory Traffic
Cache Policies
ECC Implementation
Data Formats
Atomic Operations
Buffer Management
Eviction Policies
Dynamic Buffers
Compression Techniques
Cache Synchronization
Prescient Management
23 patents (USPTO):Explore Patents

Title: **The Innovative Contributions of George R. Lynch in Memory Management Technologies**

Introduction

George R. Lynch, based in Raleigh, NC, has made notable contributions to the field of memory management through his inventive technologies. With a total of 23 patents to his name, Lynch's work demonstrates his commitment to pushing the boundaries of computer architecture and data processing efficiency.

Latest Patents

Among Lynch's most recent innovations are two pivotal patents:

1. **Compression Status Bit Cache and Backing Store**: This invention outlines a method for increasing storage capacity within compressed memory blocks linked to data processing chips. The approach enables enhanced accessibility of compression status bits, which are essential for managing compressed memory. The technique utilizes a compression status bit cache to maintain the status bits readily available on-chip, while a backing store helps preserve an extensive set of status bits for an arbitrary number of memory blocks. By implementing physical address remapping, the invention effectively optimizes memory access patterns across multiple devices.

2. **Control Mechanism for Fine-Tuned Cache to Backing-Store Synchronization**: This patent introduces a method for efficiently processing commands from an intermediary cache. The technique details how an arbiter unit manages write commands to ensure that data is accurately written into designated cache lines. By monitoring the number of dirty cache lines against a specified threshold, the invention enhances the data synchronization process, thereby improving overall system performance.

Career Highlights

Lynch's career has been notably marked by his tenure at Nvidia Corporation, a leader in graphics processing technology. His work focuses on enhancing memory management systems, proving invaluable to the technological advancements in data processing and graphics rendering.

Collaborations

Throughout his career, Lynch has collaborated with talented colleagues, including Peter B. Holmqvist and David Brian Glasco. These collaborations have contributed to the development and refinement of cutting-edge technologies within Nvidia Corporation.

Conclusion

George R. Lynch is a notable inventor whose contributions to memory management demonstrate significant innovation in the field. With 23 patents and a focus on efficiency in data processing systems, Lynch continues to influence technological advancements, making him a crucial figure in the world of computer architecture. His work not only enhances the capabilities of current systems but also sets a foundation for future innovations.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…