TOULOUSE, France

Florent Chenevier

This inventor holds 1 USPTO granted patent and 1 published patent application and 1 EPO patent. Top assignee: Thales. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Florent Chenevier. Retrieved from https://idiyas.com/inventor/florent-chenevier

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 1 


Average Co-Inventor Count = 1.0

ph-index = 1


Company Filing History:


Years Active: 2026

Loading Chart...
Loading Chart...
1 patent (USPTO):Explore Patents

Title: Florent Chenevier: Inventor in Multicore Processor Testing

Introduction

Florent Chenevier is an inventor based in Toulouse, France, associated with Thales. His patent work addresses the automatic generation of assembly-language instruction sequences for testing multicore processors.

Latest Patents

The provided information lists one patent for Chenevier: “Method for Automatically Generating a Sequence of Nmax Instructions in Assembly Language, the Sequence Being Executable Error-Free by a Multi-Core Processor.” The method initializes processor registers and selects instructions for a sequence, including memory reads, memory writes, and local operations that use processor registers. It applies rules and priorities based on differences between statistical metrics of memory-access patterns and specified setpoint values. The approach is designed to generate sequences that execute without errors on a multicore processor. Chenevier is credited with 1 patent.

Career Highlights

Chenevier’s listed invention focuses on processor behavior and memory-access patterns, with potential relevance to automated testing and validation of multicore systems. The supplied information identifies Thales as his company.

Collaborations

The provided information names Florence De Grancey and Joshua Salort as Chenevier’s coworkers. It does not specify their roles in the patent or whether they collaborated on the invention.

Conclusion

Florent Chenevier’s listed patent presents a method for generating assembly-language sequences to test multicore processors, reflecting his work in processor testing and validation.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…