Endwell, NY, United States of America

Everett M Shimp

This inventor holds 4 USPTO granted patents. Top assignee: International Business Machines Corporation. Active years: 1976-1977.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Everett M Shimp. Retrieved from https://idiyas.com/inventor/everett-m-shimp

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 2.0

ph-index = 4

Forward Citations = 97(Granted Patents)


Company Filing History:


Years Active: 1976-1977

Loading Chart...
4 patents (USPTO):Explore Patents

Title: The Innovative Contributions of Everett M. Shimp

Introduction

Everett M. Shimp is a notable inventor based in Endwell, NY (US), recognized for his significant contributions to digital data processing technology. With a total of four patents to his name, Shimp has developed innovative solutions that enhance the functionality and efficiency of arithmetic units in digital processors.

Latest Patents

One of Shimp's latest patents is an "Arithmetic unit for a digital data processor." This invention focuses on a digital arithmetic unit designed for adding and subtracting multidigit binary coded decimal numbers that utilize a zoned format. The unit employs a parallel binary adder capable of handling pure binary numbers without special provisions for zoned decimal numbers. The design includes input modifier circuits that precondition the zone and sign fields, allowing for proper digit carry propagation during addition. The output modifier corrects the binary bit sequence to ensure accurate zone and sign code values. Additionally, the unit features circuitry for increasing digit values to facilitate carry generation and for complementing numbers during subtraction.

Another significant patent is the "Upper bounds address checking system for providing storage protection." This invention allows data processing circuitry to perform two serially related arithmetic operations within a single machine control cycle. It utilizes an independent zone parallel type arithmetic unit that can execute different arithmetic operations simultaneously. The data transfer circuitry ensures that the output result of the first operation is immediately available for the second operation, enhancing the efficiency of storage

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…