Santa Cruz, CA, United States of America

Eric Joseph Lechner

This inventor holds 1 USPTO granted patent. Top assignee: Altera Corporation. Active years: 2008.


Average Co-Inventor Count = 4.0

ph-index = 1

Forward Citations = 12(Granted Patents)


Company Filing History:


Years Active: 2008

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Eric Joseph Lechner: Innovator in Electronic Design Automation

Introduction

Eric Joseph Lechner is a notable inventor based in Santa Cruz, CA (US). He has made significant contributions to the field of electronic design automation (EDA). His innovative approach has led to the development of a unique method for automating pin assignments in chip design.

Latest Patents

Lechner holds a patent for a "Method and apparatus for automating pin assignments." This patent describes a method for automating pin assignments through an EDA development tool. In this method, components for a chip design are selected, and a board for implementing the chip design is identified. A port of one of the selected components is associated with a pin of the board through a component-based file. This file maps the port to the pin, ensuring that the mapping is maintained during the propagation of the chip design from a component level to a system level, even if the port name changes.

Career Highlights

Lechner is currently employed at Altera Corporation, where he continues to innovate in the field of electronic design. His work has been instrumental in advancing the capabilities of EDA tools, making chip design more efficient and reliable.

Collaborations

Some of his notable coworkers include Jeffrey Orion Pritchard and Joel A Seely. Their collaborative efforts contribute to the innovative environment at Altera Corporation.

Conclusion

Eric Joseph Lechner's contributions to electronic design automation through his patent and work at Altera Corporation highlight his role as a key innovator in the field. His method for automating pin assignments represents a significant advancement in chip design technology.

Profile summary based on public USPTO records.
Please report any incorrect information to [email protected]
Loading…