St. Louis, MO, United States of America

Darshit Mehta

This inventor holds 1 USPTO granted patent. Top assignee: Washington University. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Darshit Mehta. Retrieved from https://idiyas.com/inventor/darshit-mehta-pxhqtbgb

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


Average Co-Inventor Count = 1.0


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: The Innovative Mind of Darshit Mehta

Introduction

Darshit Mehta is a notable inventor based in St. Louis, MO (US). He has made significant contributions to the field of analog memory devices. His work focuses on enhancing memory technology, which is crucial for various applications in electronics and computing.

Latest Patents

Darshit Mehta holds a patent for a groundbreaking invention titled "Synaptic memory and memory array using Fowler-Nordheim timers." This analog memory device features a first node and a second node, each containing floating gates and capacitors. The design allows for the continuous and synchronous decay of the analog states of both nodes over time, showcasing an innovative approach to memory technology.

Career Highlights

Darshit Mehta is affiliated with Washington University, where he continues to push the boundaries of research in memory devices. His work has garnered attention for its potential applications in improving data storage and processing capabilities.

Collaborations

One of his notable collaborators is Shantanu Chakrabartty, with whom he has worked on advancing the field of memory technology.

Conclusion

Darshit Mehta's contributions to the field of analog memory devices highlight his innovative spirit and dedication to advancing technology. His patent reflects a significant step forward in memory technology, paving the way for future developments.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…