Ichon, South Korea

Chang-Ho Do

This inventor holds 1 USPTO granted patent. Top assignee: 658868 N.b. Inc.. Active years: 2013.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Chang-Ho Do. Retrieved from https://idiyas.com/inventor/chang-ho-do-r6r3yco0

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 1.0

ph-index = 1


Company Filing History:


Years Active: 2013

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Chang-Ho Do: Innovator in Clock Control Technology

Introduction: Chang-Ho Do is a notable inventor based in Ichon-shi, South Korea. He has made significant contributions to the field of electronics, particularly in the area of power consumption in synchronous DRAM technology. His innovative approach has led to the development of a unique clock control device.

Latest Patents: Chang-Ho Do holds a patent for a "Clock control device for toggling an internal clock of a synchronous DRAM for reduced power consumption." This device includes a set circuit that triggers an input address in response to an internal command signal, outputting a first address. It features a shift register with multiple flip-flops that perform operations in synchronism with an internal clock, ultimately producing an internal address. Additionally, the device incorporates an active signal generator and a clock generator that generates a synchronous clock based on the internal clock and active signals.

Career Highlights: Chang-Ho Do is associated with 658868 N.B. Inc., where he continues to work on innovative solutions in the field of electronics. His expertise in clock control technology has positioned him as a valuable asset in the industry.

Collaborations:

Conclusion: Chang-Ho Do's contributions to clock control technology demonstrate his commitment to innovation and efficiency in electronic devices. His work not only enhances performance but also significantly reduces power consumption in synchronous DRAM systems.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…