logo

For the Inventor, By the Inventor

Palo Alto, CA, United States of America

Brian D Emberling

USPTO Granted Patents = 51 

 

Average Co-Inventor Count = 2.0

ph-index = 10

Forward Citations = 439(Granted Patents)

Forward Citations (Not Self Cited) = 436(Dec 10, 2025)


Location History:

  • San Francisco, CA (US) (2001)
  • San Mateo, CA (US) (2004 - 2017)
  • Sunnyvale, CA (US) (2018 - 2022)
  • Palo Alto, CA (US) (2012 - 2024)
  • Santa Clara, CA (US) (2022 - 2024)

Company Filing History:

goldMedal26 out of 7,642 
 
Sun Microsystems, Inc.
 patents
silverMedal24 out of 12,883 
 
Advanced Micro Devices Corporation
 patents
bronzeMedal1 out of 1,927 
 
Oracle America, Inc.
 patents
4. 1 out of 1,041 
 
Ati Technologies Ulc
 patents
where one patent can have more than one assignee

Years Active: 2001-2025

Loading Chart...
Loading Chart...
Areas of Expertise:
Arithmetic Logic Unit
Shader System
SIMD Processing
Multi-Threaded Processing
Texture Mapping
Graphics Accelerators
Memory Optimization
Data Synchronization
Cache Structure
Image Processing
Control Signal Propagation
Real-Time Debugging
51 patents (USPTO):Explore Patents
1. 12299413 - Dual vector arithmetic logic unit (2025-05-13),
2. 12229570 - Block data load with transpose into memory (2025-02-18),
3. 12033275 - System and methods for efficient execution of a collaborative task in a shader system (2024-07-09),
4. 12033238 - Register compaction with early release (2024-07-09),
5. 11880683 - Packed 16 bits instruction pipeline (2024-01-23),
6. 11847462 - Software-based instruction scoreboard for arithmetic logic units (2023-12-19),
7. 11675568 - Dual vector arithmetic logic unit (2023-06-13),
8. 11386518 - Exception handler for sampling draw dispatch identifiers (2022-07-12),
9. 11226819 - Selective prefetching in multithreaded processing units (2022-01-18),
10. 11074075 - Wait instruction for preventing execution of one or more instructions until a load counter or store counter reaches a specified value (2021-07-27),
11. 10474468 - Indicating instruction scheduling mode for processing wavefront portions (2019-11-12),
12. 10140123 - SIMD processing lanes storing input pixel operand data in local register file for thread execution of image processing operations (2018-11-27),
13. 9619428 - SIMD processing unit with local data share and access to a global data share of a GPU (2017-04-11),
14. 9529632 - Interlocked increment memory allocation and access (2016-12-27),
15. 9311205 - Method and system for thread monitoring (2016-04-12),

Title: The Inventor Brian D Emberling

Introduction: Brian D Emberling is a renowned inventor based in Palo Alto, California. He is known for his groundbreaking contributions to various fields through his innovative creations.

Latest Patents: Brian D Emberling holds several patents in the areas of technology, healthcare, and sustainable energy. His most recent patents focus on enhancing communication systems and improving medical devices.

Career Highlights: With a career spanning over two decades, Brian D Emberling has worked with leading tech companies and research institutions to develop cutting-edge solutions. His expertise lies in transforming ideas into practical inventions that have a positive impact on society.

Collaborations: Throughout his career, Brian D Emberling has collaborated with top engineers, scientists, and designers to bring his inventions to life. His collaborative approach has led to the successful implementation of complex projects.

Conclusion: Brian D Emberling's passion for innovation and his dedication to pushing the boundaries of technology make him a standout figure in the world of inventors. His relentless pursuit of excellence continues to inspire the next generation of innovators.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…