Phoenix, AZ, United States of America

Bejoy N Pushpakaran

This inventor holds 1 USPTO granted patent. Top assignee: Semiconductor Components Industries, LLC. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Bejoy N Pushpakaran. Retrieved from https://idiyas.com/inventor/bejoy-n-pushpakaran

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


Average Co-Inventor Count = 1.0

ph-index = 1


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Bejoy N Pushpakaran: Semiconductor Modeling Invention

Introduction

Bejoy N Pushpakaran is an inventor based in Phoenix, Arizona. His patent work concerns tools for modeling semiconductor products and generating files for system-level simulation.

Latest Patents

The provided information lists one patent associated with Pushpakaran: “Automated Power Discrete and Module Model Generation for System Level Simulators.” The invention describes a method for generating a product system model. A user selects a product type, process condition, system and operating characteristics, and circuit characteristics through interfaces. The system then selects an associated product SPICE model from a database, simulates it, and formats the output as a structured text, plain text, or delimited text file. Pushpakaran is credited with 1 patent.

Career Highlights

Pushpakaran is associated with Semiconductor Components Industries, LLC. His listed patent focuses on streamlining the creation of product models for system-level simulators by combining user-provided specifications, SPICE simulation, and automated output formatting.

Collaborations

The provided information names Yun Peng Xiao and James Joseph Victory as Pushpakaran’s coworkers. Their specific roles in the patent or related work are not specified.

Conclusion

Bejoy N Pushpakaran’s listed invention addresses automated semiconductor model generation, helping translate product and circuit characteristics into files suitable for system-level simulation.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…