Ghaziabad, India

Ayush Mishra

This inventor holds 1 USPTO granted patent. Top assignee: Nxp B.v.. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Ayush Mishra. Retrieved from https://idiyas.com/inventor/ayush-mishra-um471sx7

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 1.0


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Ayush Mishra and His Work on Multicore Cache Systems.

Introduction

Ayush Mishra is an inventor based in Ghaziabad, India, and works at NXP B.V. His patent work addresses the coordination of cache operations in multiple-core processing systems.

Latest Patents

Mishra is associated with 1 patent: “Optimization of Broadcast Operations in Multiple Core Processing System with a Distributed Cache.” The invention describes a multicore system with multiple first-level (L1) caches and a distributed second-level (L2) cache divided into uniquely identified partitions. When an L2 partition is busy, it can reject an L1 cache’s request and later broadcast a retry message. The L1 cache resends its request when the retry message contains the identifier corresponding to the targeted partition. This approach is designed to coordinate retries and optimize broadcast operations.

Career Highlights

Mishra’s listed patent reflects work on cache communication and request handling in multicore processors. His professional affiliation is NXP B.V., a company working in the semiconductor industry.

Collaborations

Abhishek Jain is identified as Mishra’s coworker. The available information does not specify their roles or describe a particular joint project.

Conclusion

Ayush Mishra’s patent focuses on improving how multicore systems manage cache requests and retries, highlighting his contribution to processor and cache-system innovation.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…