For the Inventor, By the Inventor

Enter assignee name

San Jose, CA, United States of America

Zilog, Inc.

USPTO Granted Patents = 241

% Expired Patents = 9.5

EPO Patents = 1

Trademarks = 9

Forward Citations = 4,206

Loading Chart...

Loading Chart...

152 inventors (with patents filed for the assignee):

Anatoliy Vasilevich Tsyrganovich (31 out of 34 patents)

Monte J Dalrymple (15 out of 15 patents)

Gyle Dee Yearsley (12 out of 19 patents)

4. Stephen H Chan (11 out of 13 patents)

5. T Allan Hamilton (10 out of 10 patents)

6. Joshua J Nekl (9 out of 14 patents)

7. Oscar C Miramontes (8 out of 17 patents)

8. John Eugene Berg (8 out of 21 patents)

9. John A Smythe (7 out of 148 patents)

10. Don Smith (7 out of 7 patents)

11. Niraj Kumar (7 out of 7 patents)

12. Boubekeur Benhamida (7 out of 7 patents)

13. George Vergis (6 out of 23 patents)

14. Adam P G Provis (6 out of 10 patents)

15. Kamlapati Khalsa (6 out of 9 patents)

Core Competencies:

Fluorescent Lamp

Microcontroller

ESD Protection

Infrared Transceiver

Analog-to-Digital Converter

Clock Multiplexer

Signal Communication

Energy Recovery

Remote Control

Light Sensor

Capacitor Technology

Error Correction

241 patents: Sort by Forward Citations

1. 9247628 - Rejecting noise transients while turning off a fluorescent lamp using a starter unit (2016-01-26),

2. 9192033 - Remote control of a legacy fluorescent lamp fixture (2015-11-17),

3. 8653746 - Fluorescent lamp starter unit having a hot socket insert capability (2014-02-18),

4. 8648550 - Ambient light sensor auto-calibration in a lighting control system (2014-02-11),

5. 8541960 - Rejecting noise transients while turning off a fluorescent lamp using a starter unit (2013-09-24),

6. 8461779 - Alternating turn off timing of a fluorescent lamp starter unit (2013-06-11),

7. 8446107 - Smart clamp (2013-05-21),

8. 8358087 - Alternating turn off timing of a fluorescent lamp starter unit (2013-01-22),

9. 7807528 - ESD protection transistor (2010-10-05),

10. 7768319 - Clock input filter circuit (2010-08-03),

11. 7768217 - Circuit and method for reducing east-west geometry mismatch between the top and bottom of a raster display (2010-08-03),

12. 7768052 - Process to improve high-performance capacitors in integrated MOS technologies (2010-08-03),

13. 7742552 - Spread spectrum clock generator with controlled delay elements (2010-06-22),

14. 7733250 - Microcontroller having in-situ autocalibrated integrating analog-to-digital converter (IADC) (2010-06-08),

15. 7725769 - Latent VBO reset circuit (2010-05-25),

Company Overview

Zilog, Inc., headquartered in San Jose, CA, specializes in the development and manufacturing of advanced microcontroller solutions, with a focus on applications in fluorescent lamp control. The company is recognized for its expertise in various core technologies, including energy-efficient fluorescent lamp systems, ESD protection, and signal communication. Zilog's innovations also encompass infrared transceivers, analog-to-digital converters, and clock multiplexers, positioning it as a key player in the electronics sector, particularly in energy recovery and control systems.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 13 2026

241 Patents

#57 in San Jose, CA

#378 in California

#1,759 in US

#3,580 in the World

San Jose, CA, United States of America

Zilog, Inc.

Forward Citations = 4,206

152 inventors:

Anatoliy Vasilevich Tsyrganovich (31 out of 34 patents)

Monte J Dalrymple (15 out of 15 patents)

Gyle Dee Yearsley (12 out of 19 patents)

4. Stephen H Chan (11 out of 13 patents)

5. T Allan Hamilton (10 out of 10 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Zilog, Inc.. Retrieved from https://idiyas.com/company/zilog

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…