For the Inventor, By the Inventor

Enter assignee name

San Jose, CA, United States of America

Samsung Semiconductor Inc.

USPTO Granted Patents = 44

Forward Citations = 625

Loading Chart...

Loading Chart...

40 inventors (with patents filed for the assignee):

J Eric Ruetz (7 out of 7 patents)

Shuen C Chang (7 out of 8 patents)

Hai D Ho (6 out of 6 patents)

4. Curtis R Priem (5 out of 89 patents)

5. Shuen-Chin Chang (3 out of 9 patents)

6. Roney S Wong (3 out of 26 patents)

7. Szu C Sun (3 out of 3 patents)

8. Chia-Lun Hang (2 out of 10 patents)

9. Cong K Khieu (2 out of 6 patents)

10. Chen Y Wang (2 out of 2 patents)

11. Paul C Tong (2 out of 3 patents)

12. David J Anderson (2 out of 2 patents)

13. Chris A Malachowsky (2 out of 35 patents)

14. Zhitao Diao (1 out of 43 patents)

15. Gerard Dirk Smits (1 out of 67 patents)

Core Competencies:

Machine Perception

Magnetic Tunneling Junction

High-Speed Memory

Frame Buffer System

Programmable Duty Cycle

Low-Power Crystal Oscillator

BiCMOS Process

Current Clamping Circuit

Dynamic Random Access Memory

Voltage Reference

Data Output Buffer

TTL/CMOS Level Translator

44 patents: Sort by Forward Citations

1. 11709236 - Systems and methods for machine perception (2023-07-25),

2. 10446209 - Method and system for providing magnetic tunneling junction elements having improved performance through capping layer induced perpendicular anisotropy and memories using such magnetic elements (2019-10-15),

3. 5995994 - Calculating A -sign(A) in a single instruction cycle (1999-11-30),

4. 5856936 - Calculating A - sign(A) in a single instruction cycle (1999-01-05),

5. 5850347 - Calculating 2A+ sign(A) in a single instruction cycle (1998-12-15),

6. 5805133 - Method and apparatus for increasing the rate of scrolling in a frame (1998-09-08),

7. 5654742 - Method and apparatus for providing operations affecting a frame buffer (1997-08-05),

8. 5649127 - Method and apparatus for packing digital data (1997-07-15),

9. 5589831 - Fully differential flash ADC based on the voltage follower amplifier (1996-12-31),

10. 5574411 - Lumped parameter balun (1996-11-12),

11. 5539430 - Pipelined read write operations in a high speed frame buffer system (1996-07-23),

12. 5533187 - Multiple block mode operations in a frame buffer system designed for (1996-07-02),

13. 5528751 - Frame buffer system designed for windowing operations (1996-06-18),

14. 5500818 - Method and apparatus for providing accurate T(on) and T(off) times for (1996-03-19),

15. 5487049 - Page-in, burst-out FIFO (1996-01-23),

Company Overview

Samsung Semiconductor Inc., headquartered in San Jose, CA, is a leader in advanced semiconductor technology. The company specializes in developing innovative solutions across various domains, including machine perception, magnetic tunneling junctions, and flash analog-to-digital converters. With a focus on enhancing performance and efficiency, Samsung Semiconductor also works on programmable duty cycle converters, BiCMOS processes, and low-power crystal oscillators, contributing to the evolution of high-frequency VCO circuits and frame buffer systems.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 13 2026

44 Patents

#206 in San Jose, CA

#1,865 in California

#7,956 in US

#15,756 in the World

San Jose, CA, United States of America

Samsung Semiconductor Inc.

Forward Citations = 625

40 inventors:

J Eric Ruetz (7 out of 7 patents)

Shuen C Chang (7 out of 8 patents)

Hai D Ho (6 out of 6 patents)

4. Curtis R Priem (5 out of 89 patents)

5. Shuen-Chin Chang (3 out of 9 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Samsung Semiconductor Inc.. Retrieved from https://idiyas.com/company/samsung-semiconductor

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…