For the Inventor, By the Inventor

Enter assignee name

San Jose, CA, United States of America

Power Integrations, Inc.

USPTO Granted Patents = 1,029

% Expired Patents = 60.1

EPO Patents = 106

Trademarks = 37

Forward Citations = 12,109

Loading Chart...

Loading Chart...

221 inventors (with patents filed for the assignee):

Balu Balakrishnan (205 out of 207 patents)

Alex B Djenguerian (172 out of 172 patents)

David Michael Hugh Matthews (117 out of 117 patents)

4. Arthur Brian Odell (81 out of 82 patents)

5. Leif O Lund (81 out of 81 patents)

6. Donald Ray Disney (71 out of 169 patents)

7. Giao Minh Pham (56 out of 60 patents)

8. Mingming M Mao (55 out of 59 patents)

9. Kent Wong (55 out of 55 patents)

10. Tiziano Pastore (49 out of 49 patents)

11. Stefan Bäurle (47 out of 47 patents)

12. Yury Gaknoki (46 out of 46 patents)

13. Robert J Mayell (45 out of 45 patents)

14. Sujit Banerjee (39 out of 53 patents)

15. Roland Sylvere Saint-Pierre (38 out of 38 patents)

Core Competencies:

Power Converter

Resonant Converter

Semiconductor Switch

Voltage Control

Gate Drive

High Voltage

Current Sharing

Active Discharge

Magnetic Coupling

Inductive Charging

Field Effect Transistor

Capacitance Networks

1,029 patents: Sort by Forward Citations

1. 12757345 - Power converter using a planar energy transfer element (2026-10-06),

2. 12756318 - Output conduction detection in a buck converter (2026-10-06),

3. 12695450 - Paralleling power switches (2026-07-28),

4. 12695447 - Fault protection in switch driver units (2026-07-28),

5. 12676545 - Detecting signals from cascode power devices (2026-07-07),

6. 12665595 - AC switch with supply regulation (2026-06-23),

7. 12641821 - Vertical field effect transistor device and method of fabrication (2026-05-26),

8. 12592639 - Self-biasing the input controller in a power converter (2026-03-31),

9. 12568673 - Lateral surface gate vertical field effect transistor with adjustable output capacitance (2026-03-03),

10. 12537454 - Control of a resonant converter using switch paths during power-up (2026-01-27),

11. 12512764 - Cross conduction prevention in power converters (2025-12-30),

12. 12512312 - Vertical gallium nitride containing field effect transistor with silicon nitride passivation and gate dielectric regions (2025-12-30),

13. 12494774 - Adaptive ramp time modulation (2025-12-09),

14. 12482599 - Core assemblies for magnetic saturation detector without requirement for bias current (2025-11-25),

15. 12446251 - Capacitance networks for enhancing high voltage operation of a high electron mobility transistor and method therein (2025-10-14),

Company Overview

Power Integrations, Inc., based in San Jose, California, specializes in power conversion technologies that enhance energy efficiency and performance in electronic devices. The company develops advanced semiconductor solutions, including power converters and resonant converters, which are integral to various applications such as consumer electronics, industrial equipment, and renewable energy systems. Their expertise extends to voltage control, gate drive technologies, and high-voltage applications, positioning them as a leader in the power semiconductor industry.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 13 2026

1,029 Patents

#24 in San Jose, CA

#122 in California

#501 in US

#996 in the World

San Jose, CA, United States of America

Power Integrations, Inc.

Forward Citations = 12,109

221 inventors:

Balu Balakrishnan (205 out of 207 patents)

Alex B Djenguerian (172 out of 172 patents)

David Michael Hugh Matthews (117 out of 117 patents)

4. Arthur Brian Odell (81 out of 82 patents)

5. Leif O Lund (81 out of 81 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Power Integrations, Inc.. Retrieved from https://idiyas.com/company/power-integrations

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…