logo

For the Inventor, By the Inventor

Munich, Germany

Pact Xpp Technologies Ag

Calculating rank
USPTO Granted Patents = 59

% Expired Patents = 35.6


Forward Citations = 1,721

Loading Chart...
Loading Chart...

17 inventors (with patents filed for the assignee):

goldMedal Martin Andreas Vorbach (59 out of 128 patents)

silverMedal Frank May (15 out of 30 patents)

bronzeMedal Armin Nückel (15 out of 26 patents)

4.  Robert M Münch (14 out of 19 patents)

5.  Volker Baumgarte (13 out of 25 patents)

6.  Gerd Ehlers (5 out of 10 patents)

7.  Robert Münch (5 out of 13 patents)

8.  Dirk Reichardt (4 out of 6 patents)

9.  Frank Lier (4 out of 6 patents)

10.  Prashant Rao (4 out of 6 patents)

11.  Jens Oertel (4 out of 6 patents)

12.  Markus Weinhardt (3 out of 10 patents)

13.  Jürgen Becker (2 out of 4 patents)

14.  Robert Markus Munch (2 out of 8 patents)

15.  Joao Manuel Paiva Cardoso (1 out of 2 patents)


Core Competencies:
Multiprocessor
Reconfigurable Architecture
Data Processing
Configurable Logic
Memory System
Array Processor
Clock Management
Bus System
Pipelined Processor
Dynamic Reconfiguration
Interconnection
Dataflow Processors

59 patents:

1. 9817790 - Multi-processor with selectively interconnected memory units (2017-11-14),
2. 9690747 - Configurable logic integrated circuit having a multidimensional structure of configurable elements (2017-06-27),
3. 9626325 - Array processor having a segmented bus system (2017-04-18),
4. 9552047 - Multiprocessor having runtime adjustable clock and clock dependent power supply (2017-01-24),
5. 9436631 - Chip including memory element storing higher level memory data on a page by page basis (2016-09-06),
6. 9411532 - Methods and systems for transferring data between a processing device and external devices (2016-08-09),
7. 9274984 - Multi-processor with selectively interconnected memory units (2016-03-01),
8. 9256575 - Data processor chip with flexible bus system (2016-02-09),
9. 9250908 - Multi-processor bus and cache interconnection system (2016-02-02),
10. 9240220 - Stacked-die multi-processor (2016-01-19),
11. 9170812 - Data processing system having integrated pipelined array data processor (2015-10-27),
12. 9141390 - Method of processing data with an array of data processors according to application ID (2015-09-22),
13. 9092595 - Multiprocessor having associated RAM units (2015-07-28),
14. 9075605 - Methods and devices for treating and processing data (2015-07-07),
15. 9047440 - Logical cell array and bus system (2015-06-02),
Company Overview
Pact Xpp Technologies AG, based in Munich, specializes in advanced data processing architectures, focusing on multiprocessor and reconfigurable systems. The company develops innovative solutions that enhance data processing capabilities through configurable logic and sophisticated memory systems. Their expertise extends to array processors, clock management, and bus systems, positioning them at the forefront of technology that drives efficiency and performance in various applications. Pact Xpp is committed to pushing the boundaries of data processing technology.
Profile summary synthesized from public USPTO records and patent filings.

logo

Company Badge

USPTO Data Jan 1 1976 - Nov 10 2026

59 Patents

#70 in W-8000 Munich

#937 in Germany

#12,269 in the World

Munich, DE
Munich, Germany

Pact Xpp Technologies Ag

Forward Citations = 1,721

17 inventors:

goldMedal Martin Andreas Vorbach (59 out of 128 patents)

silverMedal Frank May (15 out of 30 patents)

bronzeMedal Armin Nückel (15 out of 26 patents)

4.  Robert M Münch (14 out of 19 patents)

5.  Volker Baumgarte (13 out of 25 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Pact Xpp Technologies Ag. Retrieved from https://idiyas.com/company/pact-xpp-technologies-ag

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…