For the Inventor, By the Inventor

Enter assignee name

Minneapolis, MN, United States of America

Honeywell Bull, Inc.

Calculating rank

USPTO Granted Patents = 54

CIPO Patents = 3

Forward Citations = 1,633

Loading Chart...

Loading Chart...

84 inventors (with patents filed for the assignee):

James W Keeley (6 out of 35 patents)

George J Barlow (5 out of 46 patents)

Thomas F Joyce (4 out of 43 patents)

4. Thomas O Holtey (3 out of 45 patents)

5. Jian-Kuo Shen (3 out of 29 patents)

6. Richard A Lemay (3 out of 46 patents)

7. William E Woods (3 out of 41 patents)

8. Scott S Morris (2 out of 4 patents)

9. Marion G Porter (2 out of 22 patents)

10. David S Edwards (2 out of 9 patents)

11. Forrest M Phillips (2 out of 6 patents)

12. Ming T Miu (2 out of 22 patents)

13. Boris M Plesinger (2 out of 13 patents)

14. Thomas S Hirsch (2 out of 15 patents)

15. Thomas H Howell (2 out of 21 patents)

Core Competencies:

Central Processing Unit

Multiprocessors

Memory Failure Detection

Cache Memory

High Voltage Bulk

Data Distribution

Printer Control

Graphics Display

Electronic Components

Automated Query Optimization

Local Area Network

Furnace Technology

54 patents: Sort by Forward Citations

1. 5138617 - Method for masking false bound faults in a central processing unit (1992-08-11),

2. 5132972 - Assembly language programming potential error detection scheme sensing (1992-07-21),

3. 5132615 - Detecting presence of N+ diffusion faults in a micropackage containing a (1992-07-21),

4. 4942547 - Multiprocessors on a single semiconductor chip (1990-07-17),

5. 4933941 - Apparatus and method for testing the operation of a central processing (1990-06-12),

6. 4882646 - Protective grounding and referencing arrangement for high voltage bulk (1989-11-21),

7. 4881132 - Apparatus and method for coordinating the front and back of a printer (1989-11-14),

8. 4858176 - Distributor of machine words between units of a central processor (1989-08-15),

9. 4852785 - Printer paper control apparatus and method (1989-08-01),

10. 4831622 - Apparatus for forcing a reload from main memory upon cache memory error (1989-05-16),

11. 4827400 - Segment descriptor present bit recycle and detect logic for a memory (1989-05-02),

12. 4823290 - Method and apparatus for monitoring the operating environment of a (1989-04-18),

13. 4823262 - Apparatus for dynamically switching the clock source of a data (1989-04-18),

14. 4821177 - Apparatus for controlling system accesses having multiple command level (1989-04-11),

15. 4815721 - Film loader and unloader mechanism (1989-03-28),

Company Overview

Honeywell Bull, Inc., based in Minneapolis, MN, specializes in semiconductor technology, focusing on the development and manufacturing of advanced computing components. The company is recognized for its innovations in central processing units, multiprocessors, and memory failure detection systems. Additionally, Honeywell Bull is engaged in enhancing cache memory, high voltage bulk technologies, and data distribution methods, alongside solutions for printer control and graphics display. Its expertise positions it as a key player in the semiconductor industry.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 27 2026

54 Patents

#42 in Minneapolis, MN

#182 in Minnesota

#6,569 in US

#13,147 in the World

Minneapolis, MN, United States of America

Honeywell Bull, Inc.

Forward Citations = 1,633

84 inventors:

James W Keeley (6 out of 35 patents)

George J Barlow (5 out of 46 patents)

Thomas F Joyce (4 out of 43 patents)

4. Thomas O Holtey (3 out of 45 patents)

5. Jian-Kuo Shen (3 out of 29 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Honeywell Bull, Inc.. Retrieved from https://idiyas.com/company/honeywell-bull

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…