For the Inventor, By the Inventor

Enter assignee name

San Jose, CA, United States of America

Ceremorphic, Inc.

USPTO Granted Patents = 82

Trademarks = 1

Forward Citations = 24

Loading Chart...

Loading Chart...

47 inventors (with patents filed for the assignee):

Venkat Mattela (31 out of 59 patents)

Wei Xiong (20 out of 34 patents)

Ryan P Boesch (18 out of 25 patents)

4. Martin Kraemer (18 out of 18 patents)

5. Heonchul Park (17 out of 38 patents)

6. Sanghamitra Debroy (16 out of 18 patents)

7. Akshaykumar Salimath (13 out of 14 patents)

8. Govardhan Mattela (11 out of 14 patents)

9. Suyash Kandele (9 out of 9 patents)

10. Joydeep Kumar Devnath (9 out of 9 patents)

11. Robert F Wiser (8 out of 9 patents)

12. Mohammed Sumair (7 out of 7 patents)

13. Ananya Shrivastava (7 out of 7 patents)

14. Lizy Kurian John (6 out of 22 patents)

15. Dylan Finch (6 out of 6 patents)

Core Competencies:

Chiplet Communication

Secure Encryption

Neural Networks

Fault Recovery

Memory Devices

Analog Multiplier

Skyrmion Logic

Multi-Threaded Processors

Blockchain Authentication

Power Saving Techniques

Asynchronous Memory

Data Access Management

82 patents: Sort by Forward Citations

1. 12748619 - System and method for opportunistic thread-switching for faster task-switching for handling interrupts and subroutines (2026-09-29),

2. 12699650 - Process for generation of addresses in multi-level data access (2026-08-04),

3. 12665862 - System and method for a multi-layer switching network (2026-06-23),

4. 12652051 - System and method for nanomagnet based logic device (2026-06-09),

5. 12613960 - Network based side channel attack (SCA) detection (2026-04-28),

6. 12587377 - Look up table (LUT) based encryption with tag-based verification (2026-03-24),

7. 12517781 - Storage of delay-logic values for enhanced fault recovery for dual processor lock step computing systems (2026-01-06),

8. 12462150 - Modular analog multiplier-accumulator unit element for multi-layer neural networks (2025-11-04),

9. 12430100 - Analog multiplier accumulator with unit element gain balancing (2025-09-30),

10. 12423957 - Systems and methods for a lightweight pattern-aware generative adversarial network (2025-09-23),

11. 12362911 - PRNG-based chiplet-to-chiplet secure communication using chaining of message blocks (2025-07-15),

12. 12361996 - System and method for spin orbit torque based memory device (2025-07-15),

13. 12308330 - Chip to chip interconnect beyond sealring boundary (2025-05-20),

14. 12300411 - System and method for nanomagnet based adder circuit (2025-05-13),

15. 12242849 - Synchronization of asymmetric processors executing in quasi-dual processor lock step computing systems (2025-03-04),

Company Overview

Ceremorphic, Inc., based in San Jose, CA, specializes in advanced secure communication technologies. The company focuses on developing innovative solutions that integrate chiplet communication, secure encryption, and neural networks to enhance data security and processing efficiency. Their research encompasses fault recovery mechanisms, memory devices, and analog multipliers, alongside pioneering work in skyrmion logic and multi-threaded processors. Ceremorphic aims to redefine the landscape of secure computing through cutting-edge technology and robust design principles.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 20 2026

82 Patents

#131 in San Jose, CA

#1,049 in California

#4,528 in US

#9,264 in the World

San Jose, CA, United States of America

Ceremorphic, Inc.

Forward Citations = 24

47 inventors:

Venkat Mattela (31 out of 59 patents)

Wei Xiong (20 out of 34 patents)

Ryan P Boesch (18 out of 25 patents)

4. Martin Kraemer (18 out of 18 patents)

5. Heonchul Park (17 out of 38 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Ceremorphic, Inc.. Retrieved from https://idiyas.com/company/ceremorphic

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…