For the Inventor, By the Inventor

Enter assignee name

Mountain View, CA, United States of America

Cavium Networks, Inc.

USPTO Granted Patents = 27

% Expired Patents = 18.5

Trademarks = 3

Forward Citations = 994

Loading Chart...

Loading Chart...

28 inventors (with patents filed for the assignee):

Richard Eugene Kessler (13 out of 146 patents)

Muhammad Raghib Hussain (10 out of 47 patents)

David Albert Carlson (10 out of 75 patents)

4. Gregg Alan Bouchard (5 out of 67 patents)

5. Robert A Sanzone (4 out of 17 patents)

6. Imran Badr (4 out of 6 patents)

7. Philip H Dickinson (3 out of 8 patents)

8. George Apostol, Jr (3 out of 11 patents)

9. David Asher (2 out of 41 patents)

10. Scott E Meninger (2 out of 21 patents)

11. Faisal Masood (2 out of 11 patents)

12. Yen C Lee (2 out of 14 patents)

13. Khaja E Ahmed (2 out of 6 patents)

14. Michael D Varga (2 out of 3 patents)

15. Rajan Goyal (1 out of 124 patents)

Core Competencies:

Temperature Sensor

DFA Graph

Data Caching

Socket Server

Packet Queuing

IPsec Optimization

Resource Allocation

Security Processing

Data Transfer

Low-Latency Memory

Data Structures

Random Number Generator

27 patents: Sort by Forward Citations

1. 7961033 - DLL-based temperature sensor (2011-06-14),

2. 7949683 - Method and apparatus for traversing a compressed deterministic finite automata (DFA) graph (2011-05-24),

3. 7941585 - Local scratchpad and data caching system (2011-05-10),

4. 7930349 - Method and apparatus for reducing host overhead in a socket server implementation (2011-04-19),

5. 7895431 - Packet queuing, scheduling and ordering (2011-02-22),

6. 7814310 - IPsec performance optimization (2010-10-12),

7. 7661130 - Apparatus and method for allocating resources within a security processing architecture using multiple queuing mechanisms (2010-02-09),

8. 7657933 - Apparatus and method for allocating resources within a security processing architecture using multiple groups (2010-02-02),

9. 7653763 - Subsystem boot and peripheral data transfer architecture for a subsystem of a system-on- chip (2010-01-26),

10. 7613813 - Method and apparatus for reducing host overhead in a socket server implementation (2009-11-03),

11. 7606998 - Store instruction ordering for multi-core processor (2009-10-20),

12. 7605658 - Resistively loaded single stage differential amplifier having zero volt common mode input (2009-10-20),

13. 7594081 - Direct access to low-latency memory (2009-09-22),

14. 7558925 - Selective replication of data structures (2009-07-07),

15. 7436954 - Security system with an intelligent DMA controller (2008-10-14),

Company Overview

Cavium Networks, Inc. is a technology company based in Mountain View, California, specializing in the development of advanced semiconductor solutions. The company focuses on high-performance networking, security, and storage technologies, catering to a diverse range of applications including data centers, enterprise networking, and cloud computing. Cavium's innovative products are designed to enhance processing capabilities and optimize performance in complex computing environments, positioning the company as a key player in the evolving landscape of network infrastructure.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 6 2026

27 Patents

#117 in Mountain View, CA

#2,931 in California

#12,410 in US

#23,984 in the World

Mountain View, CA, United States of America

Cavium Networks, Inc.

Forward Citations = 994

28 inventors:

Richard Eugene Kessler (13 out of 146 patents)

Muhammad Raghib Hussain (10 out of 47 patents)

David Albert Carlson (10 out of 75 patents)

4. Gregg Alan Bouchard (5 out of 67 patents)

5. Robert A Sanzone (4 out of 17 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Cavium Networks, Inc.. Retrieved from https://idiyas.com/company/cavium-networks

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…